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ABSTRACT 
   
Two major challenges in the transformer-less, single-phase PV string inverters are 
common mode leakage currents and double-line-frequency power decoupling. In the 
proposed doubly-grounded inverter topology with innovative active-power-decoupling 
approach, both of these issues are simultaneously addressed. The topology allows the PV 
negative terminal to be directly connected to the neutral, thereby eliminating the 
common-mode ground-currents. The decoupling capacitance requirement is minimized 
by a dynamically-variable dc-link with large voltage swing, allowing an all-film-
capacitor implementation. Furthermore, the use of wide-bandgap devices enables the 
converter operation at higher switching frequency, resulting in smaller magnetic 
components. The operating principles, design and optimization, and control methods are 
explained in detail, and compared with other transformer-less, active-decoupling 
topologies. A 3 kVA, 100 kHz single-phase hardware prototype at 400 V dc nominal 
input and 240 V ac output has been developed using SiC MOSFETs with only 45 
μF/1100 V dc-link capacitance. The proposed doubly-grounded topology is then extended 
for split-phase PV inverter application which results in significant reduction in both the 
peak and RMS values of the boost stage inductor current and allows for easy design of 
zero voltage transition.  A topological enhancement involving T-type dc-ac stage is also 
developed which takes advantage of the three-level switching states with reduced voltage 
stress on the main switches, lower switching loss and almost halved inductor current 
ripple. 
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In addition, this thesis also proposed two new schemes to improve the efficiency 
of conventional H-bridge inverter topology. The first scheme is to add an auxiliary zero-
voltage-transition (ZVT) circuit to realize zero-voltage-switching (ZVS) for all the main 
switches and inherent zero-current-switching (ZCS) for the auxiliary switches. The 
advantages include the provision to implement zero state modulation schemes to decrease 
the inductor current THD, naturally adaptive auxiliary inductor current and elimination of 
need for large balancing capacitors. The second proposed scheme improves the system 
efficiency while still meeting a given THD requirement by implementing variable 
instantaneous switching frequency within a line frequency cycle. This scheme aims at 
minimizing the combined switching loss and inductor core loss by including different 
characteristics of the losses relative to the instantaneous switching frequency in the 
optimization process. 
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CHAPTER 1 INTRODUCTION 
 
High power density and high efficiency has become a very important metric in 
many of these applications. Increasing the switching frequency to significantly higher 
levels can lead to high power density but at the expense of correspondingly higher 
switching losses. New wide bandgap devices such as GaN and SiC are developing in 
rapid speed which can achieve much higher switching frequency (5-10 times) with same 
switching loss. Another method which is soft-switching has been pursued which can not 
only realize reduced switching loss, miniaturization, and lightweight, but also reduce the 
electromagnetic interference (EMI) and switching noise.  
 
1.1 PV Inverters 
 
Solar energy is among the fastest growing renewable energy resources accounting 
for an increasing and significant share of new generation capacity additions each year [1], 
[2]. In the U.S. new solar installations have exceeded 1 GW dc in each quarter since 
2014, reaching a total capacity 29 GW dc in March 2016. In Q1 of 2016, solar 
photovoltaic (PV) systems accounted for 64% of new electric generation added in the 
U.S. making it the largest source of capacity addition across all fuel types [1]. The 
distributed PV systems are garnering the interest of both the utility providers and 
residential consumers with the reducing solar panel costs, government incentive 
programs, and regulatory policies [3]-[5]. The power electronic converter is a key 
component of the grid connected PV systems, extracting maximum power from PV and 
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interfacing with the grid. The transformer-less PV inverters are increasingly more 
attractive due to their lower cost, reduced footprint, and improved efficiency compared to 
inverters with transformer isolation. However, a major challenge with the transformer-
less inverters is the presence of common mode leakage currents [6] which can increase 
the system loss, distort the grid current, and induce severe electromagnetic interference. 
In addition, similar to most single-phase converters, another main challenge is the 
presence of double line frequency power ripple [7], which is the difference between the 
instantaneous grid injected power and the constant dc power corresponding to the 
maximum power point (MPP) from the PV panels, necessitating the use of large filters in 
conventional topologies.  
The frame of a PV module is required by codes to be grounded. There is 
significant parasitic capacitances between the positive and negative PV terminals to the 
frame, and hence to the ground. When the positive and/or negative terminals are 
connected to a switching node of the inverter with respect to ground, it can lead to 
significant, common mode ground currents through these parasitic capacitances. [6], [8]-
[19] present different methods to mitigate this problem in transformer-less PV inverters. 
A preferred way to mitigate the problem of ground currents would be to directly connect 
the PV panel negative (or positive) to the grid neutral (and therefore to ground) known as 
a doubly grounded structure. Such a configuration can completely eliminate PV 
capacitive coupled ground currents. But direct connection of these terminals is not 
possible in conventional transformer-less inverters, and hence topological variations are 
required to achieve this feature [8]-[10]. 
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A similar solution is to ensure by topology a low-frequency (typically 
fundamental frequency) or constant potential of the PV negative relative to the grid 
neutral. Half-bridge inverters and neutral point clamped (NPC) half bridge inverters ([6], 
[11], and [12]) belong to this approach, but the challenge with such solutions is that they 
typically require another front-end dc-dc converter to ensure operation over a wide range 
of PV voltages and partial shading conditions. The full bridge inverter with bipolar 
sinusoidal pulse width modulation (SPWM) also reduces the common mode ground 
currents [13]. 
Other solutions to the ground current issue involve isolating the grid from the PV 
source during certain operating interval, for example, during the zero states of the 
switching cycle in a 3-level H-bridge converter. These are more involved solutions with 
additional switches and diodes like the HERIC [14], H5 [15], H6 with ac bypass [16], or 
H6 with dc bypass [17]. Y. Gu et al. [18] propose a transformer-less grid connected PV 
inverter based on virtual dc bus concept, and B. Gu et al. [19] offer a high efficiency 
solution with two additional ac-side switches that decouple the PV array from the grid 
during the freewheeling phases. All these proposed configurations can effectively address 
the common mode leakage current but have the drawback of higher number of active or 
passive components, and do not inherently address the other problem of double line 
frequency power ripple. 
The electrolytic capacitors presently dominate power decoupling approach of 
single phase inverters due to their relatively high capacitance-to-volume ratio and lower 
cost. However, they have relatively high equivalent series resistance (ESR) and low RMS 
current rating per μF. More importantly, they have limited life time and pose reliability 
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challenges [20]. Through physics based degradation model it has been shown in [21] that 
the life time of such capacitors reduces with electrical and thermal stresses, and thermal 
cycling. In contrast, the PV panels have lifetime warranted for 25 years [22], and there is 
increasing pressure on the inverter manufacturers to match such a long life time. To 
mitigate this reliability bottleneck imposed by electrolytic capacitors, the power 
decoupling can be realized by the more reliable and higher efficient film capacitors. 
However, a direct replacement is not a feasible solution as film capacitors have 
comparatively lower energy density and will increase the converter volume and cost [23]. 
An extensive research has already been conducted in the direction of decreasing 
the capacitance requirement for the power decoupling so that the electrolytic capacitor 
can be replaced by a longer lifetime film capacitor [2], [7], [8], [24]-[37]. Some 
converters address the issue by adding an additional conversion stage (an auxiliary 
circuit) to handle the ripple power [24]-[28], which can be connected in either series or 
parallel to the primary converter. The main disadvantages of such approaches are higher 
cost, complex circuitry, and often higher losses with the addition of more active 
components. They also have to encounter higher current stress on the auxiliary circuit if 
connected in series [24], [25] or higher voltage stress if connected in parallel [2], [27]-
[28]. 
For power factor correction (PFC) applications, [28] achieves reduction in the 
capacitance by allowing higher voltage ripple across the dc-link but at the cost of 
distorted line input current. Other papers have discussed sophisticated control schemes to 
reduce the dc-link capacitor without affecting the power quality [29]-[34]. But all these 
approaches do not essentially stretch the limit on reducing the capacitors to the minimum 
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and there is still much room for improvement. As such decoupling capacitor volume 
reduction remains an active area of research. In a recent study in [37], several decoupling 
approaches have been compared including dc side decoupling and ac side decoupling, 
with dc side decoupling shown to outperform ac decoupling approaches.  The best 
solution shown in [37] achieves 15 μF/kW at 800 V, but using six switches and without 
considering the ground current issues or non-unity power factor operation. In some recent 
works in [38]-[42] very high converter power densities have been achieved by using 
ceramic capacitors for active power decoupling. The converter in [8] has addressed both 
the issues of ground current and power decoupling through a bidirectional buck-boost 
converter and two half-bridge split phase inverters in a doubly grounded structure. For 
PFC rectifier applications, [43] presents a similar topology as [8] and [48] with reduced 
capacitance at 110 V ac. 
Additionally, to satisfy the emerging grid interconnection requirements and 
standards, the future grid-connected PV inverter systems are expected to perform similar 
tasks as the conventional power plants [44], [45]. Among others, reactive power support, 
i.e., operation at a range of power factors depending on grid conditions is a major 
requirement to be met by inverter systems.  
Another recent trend in grid connected power converters is the increasing use of 
SiC MOSFETs due to their superior performance in terms of low RDS_ON especially 
above 900 V and significantly faster switching characteristics [46], [47]. These wide 
bandgap devices now enable new decoupling circuits that involve higher voltages (and 
therefore, smaller film capacitors), as well as high switching frequencies to reduce the 
volume of filter inductors. 
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1.2 Soft Switching Techniques in Single Phase Inverters 
 
The single phase full bridge inverter (H bridge inverter) is nowadays widely used 
for modern power conversion in numerous applications such as photovoltaic  applications 
(PV), hybrid / electric vehicles (HEVs/EVs) and bridge-less power factor corrector (PFC) 
[55]-[59]. Power density / energy density have become a very important metric in many 
of these applications in recent years [60]-[63]. Increasing the switching frequency to 
significantly higher levels can lead to high power density with decreased volume in the 
passive filter components, however it is at the expense of correspondingly higher 
switching losses and therefore lower efficiency and larger heatsinks [64]-[68]. Soft-
switching full-bridge inverters have been pursued for power conversion applications as a 
result which not only reduces the switching loss, but also reduces the electromagnetic 
interference (EMI) and switching noise which are also important metrics of a converter 
[69]-[73].  
A conventional method is to allow high current ripple making the current flow in 
the negative direction in the main inductor to achieve soft switching condition of the 
main switches in the full bridge converter [73][74][[75]. This scheme uses negative 
inductor current to discharge the snubber capacitor to achieve ZVS of main switches. The 
strategy does not add additional circuits but the large inductor current ripple which is 
around twice the fundamental value is the major problem in this scheme.  
Many zero voltage transition (ZVT) techniques have been introduced previously 
which involve using an auxiliary active circuit to divert the current from the main circuit 
to discharge the device capacitance, ensuring its turn on under zero voltage [76]-[93]. 
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Among them, the representative circuits implementing the ZVT concept are the auxiliary 
resonant commuted pole (ARCP) [76]-[77], stellate or triangular resonant snubber 
inverters [78]-[79], coupled inductor inverters [80]-[82] and resonant dc-link inverters 
[83]-[85]. ARCP uses one bidirectional switch, one diode, one resonant inductor and two 
low frequency large balancing capacitors. The arrangement of the capacitors can generate 
a midpoint of the input voltage which is used to generate the ZVT source voltages but 
causes voltage balancing problems. Moreover for the full bridge inverters using unipolar 
PWM, two separate auxiliary circuits - one for each leg of the inverter, are needed in 
ARCP [76]. [85] proposes a ZVT circuit configuration with less number of components 
and can realize ZVS of the main switches, but only bipolar PWM modulation can be used 
which will cause higher output inductor current ripple and higher THD resulting in the 
requirement of larger filter components. 
 
1.3 Variable Switching Frequency Scheme 
 
The H-bridge single phase inverter is widely used for power conversion in 
numerous applications [97]-[99]. For grid-connected inverters, efficiency is a key metric, 
and power density has also drawn more attention in recent years. Soft switching 
techniques can reduce switching loss, but usually at the expense of additional auxiliary 
switches and diodes as well as additional inductors and capacitors increasing the cost, 
complexity and volume [100]-[101].  
Besides constant switching frequency PWM (CSFPWM), variable switching 
frequency PWM (VSFPWM) has been developed to utilize the variable of switching 
frequency to reduce the switching loss or EMI problem by spearding the frequency 
  8 
spectrum. By suitably varying the switching frequency over the fundamental cycle, a 
higher efficiency can be achieved without introducing any change in hardware.  
Hysteresis current control is one of the variable switching frequency methods. It 
can save some switching loss (though not optimal) but it has unpredictable switching 
frequency resulting in relatively poor harmonic performance and it is difficult to use this 
scheme in voltage control modes [102]-[103]. Random PWM (RPWM) is a kind of 
widely used VSFPWM method developed recently [104]-[106]. The principle of RPWM 
is randomly spreading the switching period for the converter to distribute the frequency 
spectrum. RPWM has been developed for more than 20 years and many improvements 
are under way for different applications. One of the improvements is to effectively reduce 
the acoustic and EMI noises for the converter system. However the results are usually 
based on statistical effects without calculation. Therefore the converter losses and current 
ripple under RPWM are usually not controllable. Ultimately, a controllable VSFPWM is 
preferred in place of RPWM. 
Wei [107] proposed a method that doubles the switching frequency in the area 
where the ripple is bigger. This method can reduce the switching loss but it is only a 
rough determination of the switching frequency variation and does not fully take 
advantage of the THD requirement with theoretically analysis. Qian and Amirahmadi 
[74]-[75] proposed a variable switching frequency method to allow the inductor current 
ripple magnitude to be twice of the fundamental current value. In this way the inductor 
current reaches positive and negative value in every switching cycle which can realize 
ZVS of the main switches. However this method results in large inductor core loss and 
copper loss and is only feasible for the application that the inductor fundamental current 
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is small. Variable switching frequency together with SVPWM has also been studied in 
various papers [108]-[114]. The application is usually for motor drive and therefore the 
aim is to decrease EMI, noise and device switching loss while meeting the requirement 
such as torque performance.  
Based on the analysis of current ripple distribution, Mao [115] proposed a 
variable switching frequency method for a single phase inverter to minimize the device 
switching loss while satisfying the ripple requirement. The inductor ripple current in each 
switching cycle is predicted with the circuit parameters such as duty cycle, switching 
period. Inductance and dc voltage. By implementing the optimal derived scheme. The 
switching frequency is arranged to control the current ripple to satisfy the THD 
requirement while reducing the switching loss.  
However, basically all of the above methods do not take into account the fact that 
the inductor core loss, usually accounting for a considerable portion of the total loss, may 
also change at the same time with variable switching frequency. Therefore the total loss 
may not have a significant improvement when the optimization only considers device 
switching loss.  
 
1.4 Report Organization 
 
This report is divided into seven chapters. Chapter 2 proposes a doubly grounded, 
transformer-less PV inverter topology with active power decoupling built into the basic 
topology, and capable of supporting a wide range of power factor. Chapter 3 provides a 
split-phase doubly grounded, transformer-less PV inverter topology using GaN switches. 
Chapter 4 presents the inductor feedback ZVT technique for single phase inverters. A 
  10 
variable frequency control scheme to decrease the switching loss while keep the THD 
same is investigated in Chapter 5. Chapter 6 discusses a T-type PV inverter with 
improved performance and efficiency. Chapter 7 presents the conclusions and plans for 
future work. 
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CHAPTER 2 SILICON CARBIDE (SIC) BASED CAPACITANCE MINIMIZED, 
DOUBLY GROUNDED TRANSFORMER LESS PHOTOVOLTAIC 
INVERTER WITH INHERENT ACTIVE POWER DECOUPLING  
 
The proposed circuit topology is a unique combination of boost and half bridge 
circuit using only four switches overall. This topology effectively addresses both the 
issues of single phase, transformer-less PV inverters, with the connection of AC neutral 
to PV negative terminal eliminating common mode module ground currents, and the 
active decoupling at high dc-link voltage resulting in dc-link capacitance (15 μF/kW) that 
is among the lowest reported in literature, and well below the values used in state-of-the-
art commercial products. The proposed circuit is a topological improvement to [8] 
leading to significant reduction in power decoupling capacitance requirement along with 
other improvements.  
 
2.1 Operating Principles and Simulation Results 
 
The grid connected version of the proposed topology is shown in Figure 2.1, while    
Figure 2.2 represents its stand-alone version. The first thing to note in Figure 2.1 and 
Figure 2.2 is that the ac neutral is connected directly to the PV negative terminal, 
inherently eliminating the common mode, high frequency ground currents through the PV 
module capacitance, which is a common problem in other transformer-less inverters. As 
seen, the proposed topology can be viewed as a unique combination of a bi-directional 
boost dc-dc stage coupled with an asymmetric half-bridge inverter stage. 
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Figure 2.1. Proposed Topology in Grid Connected Configuration 
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Figure 2.2. Proposed Topology in Standalone Configuration 
 
2.1.1 Bi-directional Boost Converter Stage 
 
The bi-directional boost stage is comprised of the switches Q1 and Q2, inductor 
Lb, and the dc-link capacitor Clink. Its low voltage side is the PV input voltage, vin which 
is controlled to be a pure dc corresponding to the PV MPP voltage, thus ensuring high 
MPPT efficiency. The high voltage side of the boost stage is the dc-link voltage (vlink) 
which is specifically designed to swing over a wide range and have a high nominal value 
in order to fully support the 120 Hz power oscillations. The duty ratio of the boost stage 
(Q1) is controlled by a high bandwidth input voltage controller whose reference 
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corresponds to the MPP voltage for grid-connected applications. 
 
2.1.2 Asymmetric Half-bridge Inverter Stage 
 
The half-bridge inverter comprises of switches Q3 and Q4 and filter inductor Linv 
for grid-connected configuration (LC filter for stand-alone configuration, as shown in 
Figure 2.2). The two (asymmetric) voltage levels of the half bridge stage, as shown in 
Figure 2.1, are the PV voltage vin and the difference voltage vlink - vin. Clearly, the upper 
voltage level, vin is constant, while the lower level has the same voltage swing present in 
vlink and also has a different average value than vin. The duty-ratio of the half-bridge stage 
is controlled (sinusoidal PWM) to directly control the grid current in the grid-connected 
configuration (or output ac voltage in the case of stand-alone configuration). The 
reference for the magnitude of the grid current is derived from an outer control loop that 
regulates the average of dc-link voltage to a set reference value. In order to regulate the 
grid current or voltage without distortion the constraints in (2.1) have to be met. These 
two constraints place a limit on the minimum value of the PV voltage and the maximum 
voltage swing allowed at the dc-link. 
0, ( )
0, ( ) ( )
g in g
g link in g
if v v v t
if v v t v v t
 

   
 (2.1) 
In Figure 2.1 and Figure 2.2, vin is the input voltage, vlink is the dc-link capacitor 
voltage, vg is the grid/load voltage, iin is the dc input current, iCin is the input capacitor 
current, ib is the boost inductor current, iClink is the dc-link capacitor current, ig is the 
grid/load current, iinv is the inverter stage inductor current, Lb is the boost stage inductor, 
  14 
Linv is the inverter stage inductor, Cin is the input capacitor, Clink is the dc-link capacitor, 
and Cload is the output filter capacitor. 
The operating principles and control of the proposed topology can be better 
understood by observing some of the salient, ideal waveforms obtained from PLECS 
simulation. These simulations (and experimental results presented later) correspond to a 3 
kVA inverter with specifications given in Table 2.1.  
Table 2.1. Converter Specifications 
Power 3 kVA 
Nominal dc Input Voltage 400 V 
Grid/ Load Voltage 240 V RMS 
Grid/ Load Current 12.5 A RMS 
Power Factor 0.7~1 lead or lag 
 
Figure 2.3 shows the simulation waveforms of dc-link voltage, input voltage, and 
the difference of the dc-link and input voltages along with grid current and grid voltage. 
Three sets of waveforms corresponding to different power factors – unity, 0.7 lagging, 
and 0.7 leading respectively, are presented. As seen, the input voltage vin is controlled to 
be a constant dc Vin with negligible 120 Hz ripple. The reduced peak-peak ripple of 
around 5 V which is around 1.3% of the average value of the input voltage, demonstrates 
that the power decoupling is predominantly supported by the dc-link capacitor which is 
decoupled from the input, leading to higher MPPT efficiency. It can also be seen that the 
two constraints given in (2.1) have been satisfied in all three cases, with leading power 
factor (Figure 2.3c) corresponding to the worst-case condition where the difference 
voltage is barely above –vg at the critical point. 
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Figure 2.3. Waveforms Showing Dc-link Voltage, Input Voltage, Grid Voltage, Grid 
Current, and the Difference of the Dc-link Voltage and Input Voltage at (a) Unity Power 
Factor; (b) 0.7 Lagging Power Factor; (c) 0.7 Leading Power Factor Operations 
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Figure 2.4. Simulation Waveforms of Inductor Currents at 3 kVA, UPF Showing ib, iin, 
iinv, and vlink 
 
Figure 2.4 shows the waveforms of input current, boost inductor current, grid 
current, and scaled dc-link voltage at unity power factor (UPF) operation. As seen in 
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Figure 2.4, and as can be verified from the schematic of Figure 2.1, the cycle-by-cycle 
averaged boost inductor current is bi-directional and comprises of the sinusoidal grid 
current and the input dc current.  
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Figure 2.5. Simulation Waveforms of Boost and Inverter Duty Ratio (top), Grid Current, 
and Cycle-by-cycle Averaged Dc-Link Capacitor Current at 3 kVA and UPF 
 
Figure 2.5 shows the boost stage duty ratio (db) and inverter stage duty ratio (dinv), 
grid current, and dc-link capacitor average current, at UPF, where db and dinv are duty 
ratio of the switches Q1 and Q3 respectively in Figure 2.1. It is interesting to note that, the 
inverter duty ratio is not only a sine waveform, but has double line frequency component 
to mitigate the influence of dc-link ripple on the grid output. In order to regulate the input 
voltage to be a pure dc, the boost duty ratio should also contain 120 Hz component as 
shown. These are achieved automatically by proper design of the closed loop control.   
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2.2 Capacitance Optimization 
 
In single phase converters, the power decoupling capacitor accounts for a major 
part of the volume. So minimization of the capacitor volume is very important to achieve 
high power density. Active solutions for power decoupling attempt to minimize the 
capacitance requirement by allowing a large voltage swings. The following simple 
analysis establishes the relationship among the capacitance, nominal voltage, and 
maximum voltage swing to support the double-line-frequency pulsating power, for a 
given kVA rating at any arbitrary power factor.  
The grid voltage and grid current at an arbitrary power factor cos  are given in 
(2.2), with the corresponding instantaneous grid power shown in (2.3). 
 
sin( )g gv V t    sin( )g gi I t    (2.2) 
[cos cos(2 )]
2
g g
g
V I
p t      
(2.3) 
The dc-link voltage has a dc component and a double line frequency component 
as given in (2.4) where, V is the nominal dc voltage and Vr is the amplitude of ripple 
component. This is a good approximation when Vr is relatively small compared to V as is 
the case in many active decoupling methods. 
sin(2 )link rv V V t     (2.4) 
(2.5) and (2.6) show the duty ratio expressions of the boost and inverter stages 
respectively, both of which are functions of the converter load, as Vr is dependent on the 
load. Further simplification of (2.5) would show the presence of a dominant dc term, a 
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small 2nd harmonic and an even smaller 4th harmonic term in the boost duty ratio, db. 
Similarly, further simplification of (2.6) would show that the inverter duty ratio, dinv 
consists of dominant fundamental frequency with smaller 2nd, 3rd, and 4th harmonic 
components. The presence of other higher order harmonics are negligibly small.  
sin(2 )
sin(2 )
in r
b
r
V V V t
d
V V t
 
 
  

 
 
(2.5) 
sin( ) sin(2 )
sin(2 )
in g r
inv
r
V V V t V t
d
V V t
  
 
   

 
 (2.6) 
The power processed at the dc-link can be expressed as in (2.7), and substituting 
for vlink from (2.4) in (2.7) yields (2.8). 
 2
1
2
link link link
d
p C v
dt
  (2.7) 
2(2 cos(2 ) sin(4 2 ))link link r rp C VV t V t         (2.8) 
The requirements for the dc-link capacitor to support the entire double-line-
frequency power ripple can be determined by comparing the 2ωt terms in (2.3) and (2.8), 
and is given in (2.9), where S is the apparent power (VA) to the grid. The requirement 
given in (2.9) is general and valid for most active decoupling methods. It shows that the 
power decoupling can be achieved by different combinations of Clink, V, and Vr while 
meeting additional constraints imposed by the specific topology and operating conditions. 
4 2
g g
link r
V I S
C VV
 
   
(2.9) 
It is well accepted that the volume of a film capacitor is proportional to the 
product of the capacitance and its maximum voltage rating Vpk (given in (2.10)) as shown 
in (2.11), where k is the proportionality constant.  
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pk rV V V   (2.10) 
( )link pk link rVolume kC V kC V V    (2.11) 
Figure 2.6 shows a plot of the film capacitor volume vs. ClinkVpk product for 
different film capacitors derived from datasheets of several manufacturers [50]-[52]. 
From this plot, k is found to be around 2458 cm3/μFV using linear interpolation, and this 
value is used in subsequent computations. As the energy density of a film capacitor 
increases with its voltage rating, it is advantageous to perform power decoupling at high 
dc-link voltages, as done in the proposed topology, from the viewpoint of capacitor 
volume. This results in need for higher voltage switches which may impact the converter 
efficiency and power density. High voltage (1.2 kV) SiC MOSFETs with low RDS_ON can 
result in better trade-off in this context. 
For ceramic capacitors, the volume is not strictly linear with the product of the 
voltage rating and the capacitance [23].  With their higher energy density and flexible 
placement due to smaller size, ceramic capacitors when used for power decoupling can 
help achieve higher power density for the inverter. However, the ceramic capacitors have 
the disadvantages of higher cost as a large number of ceramic capacitors are required, 
high series resistance under dc bias and hence higher losses, and nonlinear capacitance-
voltage characteristics that result in control complexity [38], [41]. 
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Figure 2.6. Plot of Film Capacitor Volume vs ClinkVpk from Different Manufacturer 
Datasheets [50]-[52] 
Hence, in order to optimize the capacitance requirement using film capacitors, the 
maximum dc-link voltage is pushed to the limit set by the voltage rating of the switches 
allowing sufficient safety margin, i.e., Vpk in (2.8) is set based on the selected MOSFET. 
Also, the constraints given in (2.1) must be instantaneously satisfied so that the inverter 
stage does not operate at over modulation and the grid current is not distorted. It is worth 
noting that the difference of the dc-link voltage and the input voltage in (2.1) does not 
need to be larger than the peak of the grid voltage always, but the difference only needs 
to be larger than the instantaneous grid voltage. A design based on keeping the difference 
voltage always higher than the peak grid voltage leads to a conservative and suboptimal 
capacitor design. In contrast, a design that allows the difference voltage to go below the 
peak grid voltage at some instants while always satisfying (2.1) relaxes some of the 
requirements on the decoupling capacitor to a certain extent, especially in terms of 
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allowable peak-peak ripple. However, while following the latter approach the range of 
power factor over which the inverter needs to operate needs to be carefully considered, 
since the instantaneous dc-link voltage as given in (2.4) is dependent on the power factor. 
From (2.2) and (2.4) it can be seen that as the power factor changes, the phase difference 
between the dc-link voltage and the grid voltage changes leading to a change in the 
voltage margin between vg and vlink - Vin.  
Figure 2.7 shows the difference of the dc-link voltage and input voltage for three 
different values of power factor along with -vg during the negative half-cycle. The margin 
in the difference voltage is also marked for each power factor case. These plots 
correspond to the specifications given in Table 2.1 and using a dc-link capacitance of 45 
μF. As seen, the leading power factor is the worst-case scenario that limits the amplitude 
of the dc-link voltage ripple. This is also confirmed by the simulation waveforms shown 
in Figure 2.3. 
The voltage margin at different points along the sinusoidal voltage waveform and 
at different power factors is plotted in Figure 2.8 corresponding to the same specifications 
as above, to further illustrate the dependence of the voltage margin (vlink - Vin - vg) on 
point on wave and power factor. 
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Figure 2.7. Plot Showing the Difference of the Dc-Link Voltage and Input Voltage for 
Three Different Values of Power Factor Along with -vg During the Negative Half-Cycle, 
Highlighting the Available Voltage Margin 
Based on the analysis described above, an optimization problem is solved to 
arrive at the minimum capacitance volume while simultaneously satisfying the two 
constraints in (2.1), considering the range of power factor of operation and range of 
variation in the input voltage. It is difficult to arrive at a closed form expression for the 
capacitor design given the numerous variables involved and their complex relationships. 
Hence, a numerical method illustrated as a flowchart in Figure 2.9 is used to determine 
the optimum capacitance. At first, Vr and V are obtained for different combinations of Vpk 
and Clink values by solving (2.7) and (2.8). From all these values, the ones which satisfy 
(2.1) are stored as valid combinations, from which the minimum capacitor volume is 
identified. The optimization is stopped once the number of iterations reached the 
maximum iteration length specified. 
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Figure 2.8. Plot of Voltage Margin for Different Power Factor Operation over One 60 Hz 
Cycle 
In the present study, CREE C2M0080120D 1.2 kV SiC MOSFETs and 1100 V 
film capacitors are used, and hence the constraint on Vpk is set at 1000 V allowing 200 V 
voltage margin to the switches. The least volume is obtained as 80.53 cm3 at 999 V, with 
33 μF capacitor for decoupling for the given 3 kVA power rating with power factor 
allowed to vary from 0.7 lagging to 0.7 leading. If the operation is restricted to only unity 
power factor, then a 28.5 μF would have been sufficient. 
Since the capacitor volume is roughly proportional to the product (μF*kV) of 
capacitance and voltage rating, a new metric of μF*kV/kW is proposed here for proper 
comparison of different topologies and active decoupling methods. Table 2.2 shows a 
detailed comparison, including the new metric μF*kV/kW, number of active switches, 
efficiency, and suitability for double-grounded operation of several topologies in the 
literature for which the above parameter values have been reported or can be calculated 
from the available information. As seen, the proposed topology achieves a relatively low 
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number for the metric μF*kV/kW compared to other topologies while using only four 
switches and featuring high efficiency at high switching frequency and double-grounded 
operation.  It may be noted that Table 2.2 does not include the recent works that employ 
ceramic capacitors [38]-[42] since the metric uF*kV/kW may not be directly related to 
capacitor volume for ceramic capacitors.  Some of these designs have achieved very high 
overall converter power density due to low profile and higher energy density of ceramic 
capacitors in spite of using large values of capacitance, some in the range of mF. 
Table 2.2. Comparison of Various Topologies with Different Active Power Decoupling 
Techniques 
Topology 
Total 
capacitan
ce 
(μF) 
Voltage 
rating of 
capacitor 
(V) 
Converter 
rated 
Power 
(kVA) 
C*Vpk/P 
(μF*kV/k
W) 
No. of 
switches*
** 
Switching 
frequency 
(kHz) 
Efficienc
y (%) 
Double- 
groundin
g capable 
Proposed 45 1100 dc 3 16.5 4 75  96.4**** Yes 
[37] 
(PFC) 
30 800 dc 2 12 6 30 96.5 No 
[7] (PFC) 200 800 dc 6* 26.7 6 20 93 No 
[25] 2000 63 dc 2 63 8 NR NR No 
[36] 
(PFC) 
220 240 ac** 4 22 6 2 NR No 
[35] 180 380 dc 1 68.4 4 19.2 92.8 No 
[8] 102 700 dc 1 71.4 6 40 97.3 Yes 
[29] 180 800 dc 1 144 4 19.2 93 No 
[43] 
(PFC) 
10 1200 dc 1 12 4 19 92 Yes 
*Operating kVA for [7] estimated based on the experimental results provided 
**240 ac is equivalent to 400 V dc from film capacitor datasheet in [53] 
*** Total combined VA rating of all the switches is a better metric than just number of switches. 
However, this information is not available in the literature for all the topologies compared.  For the 
proposed topology, the combined VA rating of all the four switches (sum of product of peak switch current 
and peak switch voltage) is 76800 VA. 
**** Not including the loss of auxiliary power supply and fan which is around 5 W. 
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Figure 2.9. Flow Chart of Capacitance Optimization for the Proposed Topology 
 
2.3 Comparison with Buck-boost Based Doubly-grounded Topology 
 
As mentioned in Section 2.1, the proposed inverter is a topological improvement 
to another double-grounded, transformer-less inverter topology with inherent active 
decoupling reported in [8]. A split-phase (120 V/0/120 V) version with six switches was 
presented in [8] and its corresponding single phase configuration with four switches is 
shown in Figure 2.10 to facilitate direct comparison with the proposed topology. As seen 
in Figure 2.10, the circuit of [8] comprises of a bi-directional buck-boost stage coupled 
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with a half-bridge inverter stage interfacing to the grid (or with stand-alone ac load). The 
two voltage levels of the half-bridge are the input dc voltage vin and the buck-boost 
output vc. The capacitor Cc with dynamically variable voltage vc provides the complete 
double line frequency power decoupling. The main topological difference in the proposed 
inverter is the use of a bi-directional boost stage instead of a buck-boost stage and having 
the decoupling capacitor across the entire dc-link rather than at a lower voltage level as in 
[8]. These changes have significant impacts in terms of decoupling capacitance and 
volume requirement, capacitor RMS current, RMS and peak current through dc-dc 
inductor (dc-dc stage), and RMS current of the input capacitor (across PV terminal). The 
two topologies have the same dc-link voltage and hence the same voltage stress on the 
MOSFETs, but current stress is different due to different inductor currents in the dc-dc 
stage. 
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Figure 2.10. Single Phase Grid-Connected Version of the Topology Proposed In [8] 
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2.3.1 Capacitor Volume Comparison 
A main advantage of the proposed topology compared to [8] is the reduction in 
the volume of the decoupling capacitor. This is due to the higher voltage operation of the 
decoupling capacitor in the proposed topology (by an amount equal to the maximum 
input voltage). The capacitor optimization procedure outlined in Figure 2.9 is applied to 
both the topologies for the same specifications given in Table 2.1 and for the same switch 
voltage ratings.   
The volumes of the capacitors needed (indicated by color code) for each topology 
for various combinations of capacitance and peak capacitor voltage are plotted in Figure 
2.11. For the topology of [8] the least volume is obtained to be 80.44 cm3 at 608 V 
capacitor voltage with 54 μF capacitance, and for the proposed topology the least volume 
is obtained as 69.76 cm3 at a capacitor voltage of 999 V with a capacitance of 28.5 μF all 
at UPF operation. Hence, the proposed topology reduces the required capacitor volume 
by 13.28% and the capacitance requirement by 47.22%. 
The low frequency currents through the decoupling capacitors of the two 
topologies are compared in Figure 2.12a. The RMS capacitor current in both the 
topologies consist of two components - a second harmonic component and switching 
frequency components which is the dominant constituent. Both the topologies have same 
switching frequency component, but the one in [8] has twice second harmonic current 
than that of the proposed topology as shown in Figure 2.12a. Thus the RMS current 
through the capacitor in the proposed topology is around 6% smaller than that of [8]. 
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Figure 2.11. Volume of the Power Decoupling Capacitor at UPF for Different 
Capacitance and Vpk Values Showing the Minimum Volume Point for the Proposed 
Topology: Case I, and for Topology in [8]: Case II 
 
2.3.2 Inductors Comparison 
 
Due to the different placements of the decoupling capacitor, the dc-dc inductor 
current characteristics are quite different in the two topologies. From Figure 2.10 it can 
be seen that the buck-boost inductor current, ibb of [8] is the sum of the input dc current, 
the line frequency grid current, and a double line frequency decoupling capacitor current 
as given in (2.12) 
sin( ) cos(2 )bb in g ci I I t I t         (2.12) 
As seen from Figure 2.1, the dc-dc boost inductor current ib of the proposed 
topology is the sum of the input dc current and the line frequency grid current only as 
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given in (2.13).  
sin( )b in gi I I t     (2.13) 
The dc-dc inductor currents corresponding to the two topologies are shown 
respectively in Figure 2.12b. Due to the absence of the second harmonic current in 
inductor of the proposed topology, it has lower RMS current compared to that of [8] by 
4.6% for the specifications considered here, which results in about 10% reduction in 
inductor conduction loss. However, the second harmonic current in the inductor of [8] 
leads to a reduction in the peak value of the inductor current. The reduction relative to the 
proposed topology is maximum at unity power factor by 25.4% and becomes 
progressively lower as power factor is reduced, reaching just 2% reduction at power 
factor of 0.7 (lag or lead). 
 
2.3.3 High Frequency Content in Input Current 
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Figure 2.12. Comparison of Waveforms of Topology in [8] Shown in Top Plot With 
Those of the Proposed Topology Shown in Bottom Plot. (A) Decoupling Capacitor 
Current and Grid Current, (B) Inductor Currents of Dc-Ac Stage and Dc-Dc Stage, and 
(C) Input Capacitor Current 
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Another main advantage of the proposed topology is in the current drawn at the 
input, or more specifically the high frequency current through the input capacitor. As 
seen from Figure 2.10, input capacitor current in [8] is the high frequency component of 
the sum of two switch currents and hence has a large pulsating component. However, in 
the proposed topology, the high frequency content in the input capacitor current is the 
sum of only the ripple components of the two inductors, and hence much smaller.  
Figure 2.12c shows the input capacitor current for the two topologies near ωt = 
π/2 radian. The RMS current through the input capacitor for [8] is 10.6 A, whereas the 
corresponding RMS current in the proposed topology is only 1.4 A, resulting in 86.8% 
reduction. This is significant since the input capacitor does not support 120 Hz power 
pulsation, and hence is designed to be small with low current rating. 
 
2.4 System Modeling and Controller Design 
System modelling and controller design is studied in this section. 
 
2.4.1 Large Signal Modeling 
The large signal average model of the proposed converter can be obtained by 
replacing the two power poles by the corresponding ideal transformers with turns-ratios 
being equal to the respective instantaneous duty ratios as shown in Figure 2.13. To 
simplify the analysis, all the circuit components are considered lossless, i.e., ESR of the 
capacitors, on-resistance of the switches, and series resistance of inductors are assumed to 
be zero. The PV string can be modeled as a voltage source in series with a resistor R to 
simulate the characteristics of the PV modules. 
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From Figure 2.13, the dynamics of the inductor currents can be obtained based on 
KVL as follows,  
( )
( ) ( ) ( )bb in b link
di t
L v t d t v t
dt
   
(2.14) 
( )
( ) ( ) ( ) ( )
g
inv in g inv link
di t
L v t v t d t v t
dt
    
(2.15) 
where db(t) and dinv(t) are the instantaneous duty ratio of the switches Q1 and Q3 
respectively which is same as used in Section 2.2. Q2 and Q4 switch in complementary to 
Q1 and Q3 respectively with appropriate dead time. The other variables can be referred 
from the Figure 2.13 
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Figure 2.13. Large Signal Model of the Proposed Topology 
By applying the basic KCL to points A and N in Figure 2.13, the following two 
differential equations are obtained. 
( )
( ) ( ) ( )inin in b g
dv t
C i t i t i t
dt
    
(2.16) 
( )
( ) ( ) ( ) ( )linklink b b inv g
dv t
C d t i t d t i t
dt
   
(2.17) 
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These four equations define the large signal model of the proposed converter. 
Finally, the input current can be shown as follows. 
( )
( ) dc inin
V v t
i t
R

  
(2.18) 
2.4.2 Small Signal Analysis 
 
The small signal model is derived by linearizing the large signal average model 
about a steady operating point. The higher order terms are neglected. The equations for 
the buck-boost stage are as follows, 
bi ( ) ( ) ( ) ( )b in b link link b
d t
L v t d t V v t D
dt
    
(2.19) 
( )
( ) ( ) ( )inin in b g
dv t
C i t i t i t
dt
    
(2.20) 
where, the capital letter denotes the variables at steady state operating point, and the tilde-
terms express the perturbation quantities. The input current perturbation term ( )ini t , can 
be expressed as follows. 
1
( ) ( )in ini t v t
R
   
(2.21) 
For the inverter stage, the small signal model is given as follows, 
( )
( ) ( ) ( )
g
inv in inv link link inv
di t
L v t d t V v t D
dt
    
(2.22) 
( )
( ) ( ) ( ) ( )linklink b b b b inv g g inv
dv t
C d t I i t D d t I i t D
dt
     
(2.23) 
Rearranging the previous five equations, the following state space model is obtained. 
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(2.24) 
2.4.3 Controller Design 
 
The various objectives of the controllers include regulating the input voltage 
based on MPPT reference, controlling the dc-link voltage, and controlling the ac output 
current and/or ac output voltage of the inverter. The input voltage vin is regulated to the 
reference with minimum 120 Hz ripple so that MPPT efficiency is not compromised. 
Figure 2.14 shows the block diagram for the different control loops including the feed 
forward terms.  
In the present prototype, the input is derived from a dc voltage source with a 
series resistance of 5 ohm to approximately model a PV array, and the input voltage 
reference for the converter is set manually for the required output power. When an actual 
PV string as used as input, this voltage reference is intended to be provided by the MPPT 
controller. The input voltage controller is designed for a high bandwidth in order to 
reduce the double line frequency component in the input voltage to a low value. 
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The dc-link control loop regulates the average of the dc-link voltage to a reference 
value. A first order Butterworth filter with cut-off frequency of 10 Hz is used to filter out 
the 120 Hz component in the dc-link voltage before comparing it with the reference. The 
error is used to change the magnitude reference of grid injected current – an increase in 
dc-link voltage causes the current reference to increase, thereby bringing the dc-link 
voltage back to the desired reference. The output current controller is designed to control 
the grid current with the magnitude of the current reference drawn from the dc-link 
voltage control loop, and the phase and frequency of the sinusoidal waveform determined 
by a phase-locked loop. Both dc-link and inverter control loops employ simple PI 
controllers with appropriate feed forward terms added as shown in Figure 2.14 to 
simplify controller design.   More advanced controllers are currently under investigation, 
especially to improve dynamics of the dc-link voltage control. 
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Figure 2.14. Controller Block Diagram for the Proposed Topology in Grid Connected 
Configuration Showing Feedforward (FF) Terms 
  35 
2.5 Hardware Implementation and Results 
 
A laboratory prototype of a 3 kVA inverter has been built to demonstrate the 
proposed topology with the specifications as given in Table 2.1. A 430 V voltage source in 
series with a 5 Ω resistor is used to emulate the PV input characteristics. The voltage at the 
converter input is around 390 V accounting a drop of 40 V in the input resistor at rated 
power. 
 
2.5.1 Design of Components 
 
As discussed in Section 2.3, Clink is designed based on the ability to decouple the 
120 Hz power ripple under the worst-case condition, which is the leading power factor 
case. With the maximum steady-state dc-link voltage limited to 1000 V and modulation 
ratio limited at 0.9 at 0.7 leading power factor, Clink is calculated to be 33 μF. Allowing 
some margin in consideration of the transient conditions and the tolerance in the 
capacitor values, Clink is chosen to be 45 μF (nine 5 μF / 1100 V film capacitors 
connected in parallel). Cin is designed based on the maximum allowable high frequency 
voltage ripple at the input. As mentioned in previous sections, the 120 Hz ripple is 
controlled to be present only in the dc-link capacitor.  
Lb, Linv, and fsw are designed through loss and volume optimization together with 
output THD requirements. The objective is to minimize the inductor volume and loss 
with switching frequency and inductance as the variables [54]. The losses include switch 
conduction loss (which is a function of peak current and in turn the function of 
inductance value), the switching loss (a function of switching frequency and peak 
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current), and inductor copper and core losses (a function of frequency, inductor core 
material, and inductance). The switching losses are calculated by using the turn-on and 
turn-off energy loss data from the manufacturer datasheet. Inductors are wound using 
planar ferrite core 3C94 to achieve low profile and small core loss and Litz wire of 400 
strands AWG 40 to reduce high frequency copper loss. Cload is chosen primarily based on 
the output voltage THD requirement. The values of different components are given in 
Table 2.3. The savings in the volume of passive components has a significant impact in 
increasing the power density of the proposed converter. 
Table 2.3. Component Values in the 3 kVA Prototype of Proposed Topology in 
Standalone Configuration 
Parameter Description Components of 3 kVA 
Clink DC-link capacitor 45 μF / 1100 V 
Cin Input capacitor 2.2 μF / 500 V 
Lb Boost inductor 230 μH 
Linv Inverter inductor 230 μH 
fsw Switching frequency 75 kHz/ 100 kHz 
Cload Output capacitor 4.7 μF / 300 V ac 
 
 
CREE C2M0080120D wide bandgap 1.2 kV SiC MOSFETs are used for each of 
the four switches Avago ACPL 337J is used as the driver IC. The positive gate voltage of 
the MOSFET (Vgs) is 20 V and negative is -6 V. In order to eliminate the diode recovery 
loss, four CREE C2D05120A SiC schottky diodes are connected in parallel to the four 
MOSFETs. A DSP control board based on TI TMS320F28335 is built to realize the 
control scheme. The driver circuit, DSP, ADC, and feedback circuits are all powered by 
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external auxiliary power supply which consumes around 5 W power. The dead time for 
each leg is set to 80 ns. 
 
2.5.2 Power Density 
 
Figure 2.15a shows the experimental prototype. Heatsink of the converter are 
assembled at the bottom. The overall converter size is 228 mm x 132 mm x 43 mm 
resulting in power density of 36 W/inch3. Figure 2.15b shows the 3D bottom view and 
Figure 2.15c shows the 3D top view of the inverter.  
    
(a) (b) (c) 
Figure 2.15. (a) Hardware Prototype for the Proposed Topology at 3 kw, (b) 3D Bottom 
View of the Inverter Without Inductors and Heatsink, (c) 3D Top View of the Inverter 
Without Inductors 
The volume distribution among different inverter components is shown in Figure 
2.16 which shows that around 40% of the volume is taken up by the heat sink. The focus 
of the work has been on proving the performance of the topology and there is much room 
for further improvement in power density by optimized component placement, layout, 
thermal design, and packaging. 
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Figure 2.16. Volume Distribution Among the Inverter Components 
 
2.5.3 Salient Experimental Waveforms 
 
LeCroy 6200A oscilloscope is used to capture the waveforms. Power analyzer 
YOKOGAWA WT3000 is used to measure the efficiency. The results presented in this 
section correspond to the stand-alone configuration at rated power and different power 
factors. Figure 2.17 shows the experimental results of input voltage (vin), load voltage (vg), 
load current (ig) and dc-link voltage (vlink) at 3 kW, UPF operation. The waveforms match 
very well with simulation results shown in Section 2.2. The load voltage has a THD of 
2.1% calculated by using fast Fourier transform (FFT) in MATLAB on the measured load 
voltage data. At 3 kW, the 120 Hz ripple component is calculated to be 10 V pk-pk, which 
is around 2.5% of the RMS value of the input voltage. 
Figure 2.18 shows the duty ratios of the boost stage and the half bridge inverter 
stage respectively. The duty ratio is obtained by cycle-by-cycle averaging of measured 
gate voltage (vgs) of the two stages. As the vgs is 20 V when turned on and -6 V when 
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turned off, the 0 and 1 of the duty ratio are plotted in Figure 2.18 correspondingly. The 
boost stage has a duty ratio of around 0.55 with 120 Hz component to make the input 
voltage a pure dc while the inverter stage duty ratio also contains 120 Hz components. It 
can be seen that these hardware results match well with the corresponding simulation 
results shown in Section 2.2. 
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Figure 2.17. Experimental Results at 3 kVA, UPF (time scale 5 ms/div;  vlink, vin:  350 
V/div;  vg:  100 V/div;  ig: 10 A/div) 
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Figure 2.18. Cycle-by-cycle Averaged Duty Ratios of Boost Stage and Inverter Stage at 3 
kVA, UPF (time scale 5 µs/div) 
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Figure 2.19 shows the drain to source voltage of the MOSFET Q1 (vds) and the two 
inductor currents at 75 kHz to highlight some of the switching waveforms using SiC 
MOSFETs with dc-link voltage at 1 kV. The inductor currents have peak-peak ripple of 
around 13 A. 
Figure 2.20 shows the input voltage, load voltage, load current, and dc-link voltage 
at 3 kVA with power factor of 0.7 leading which is the worst case operating condition as 
discussed previously. The experimental waveforms show excellent match with the 
simulation results and analysis, and confirm the undistorted operation at the worst-case 
power factor. 
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Figure 2.19. Experimental Results of Switch Drain to Source Voltage (vds) and Inductor 
Currents at 3 kVA, UPF (time scale 5 µs/div; vds:  200 V/div;  ib, iinv:  20 A/div) 
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Figure 2.20. Experiment Results of 3 kVA, 0.7 Leading Power Factor (time scale 5 
ms/div; vlink, vin: 350 V/div; vg: 200 V/div; ig: 20 A/div) 
2.5.4 Efficiency 
 
Figure 2.21 shows the efficiency measured at different power levels based on 
California Energy Commission (CEC) requirement for PV converters. The measurements 
are done at two different switching frequencies for comparison – at 75 kHz and 100 kHz. 
The weighted CEC efficiency obtained is 96.4% at 75 kHz and 95.8% at 100 kHz 
switching frequency respectively without considering the controller power dissipation. 
The total auxiliary power consumption is 5.2 W with 1.6 W for fans and 3.6 W for other 
auxiliary components including the gate drivers, DSP controller, and other ICs. With the 
auxiliary power consumption included, the CEC efficiency will drop by around 0.4%. 
Improvements in magnetics design including integrated magnetics and optimization of 
the gate drive circuitry are being pursued currently to further improve the efficiency. 
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Figure 2.21. Measured Efficiency at Different Power Levels 
2.5.5 Experimental Results for Dynamic Change in Power Factor and Active 
Power in Grid Connected Configuration 
 
Due to the limitations of the test equipment, and to avoid operating the SiC 
MOSFETs too close to their absolute maximum voltage rating under transient conditions, 
the dynamic response experiments could be done only at lower ac voltage (120 V RMS) 
and dc voltage (200 V) levels. Figure 2.23 shows the transient waveforms of the inverter 
in grid connected configuration when the power factor command has a step change from 
0.7 leading to 1 and from 1 to 0.7 lagging at 1 kVA. Good tracking of step power factor 
command changes and transient times well below one fundamental period can be 
observed from the waveforms shown in Figure 2.23. 
Figure 2.23 shows the transient waveforms of the inverter in grid connected 
configuration when the active power command is given a step change from 500 W to 1 
kW, and back from 1 kW to 500 W. Good tracking of step changes in active power 
command with transient times well below one fundamental period can be observed from 
CEC 96.4% 
CEC 95.8% 
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the waveforms shown in Figure 2.23. The input voltage also has a fast response, however, 
the dc-link voltage exhibits a much slower response due to the designed low bandwidth 
of the dc-link control loop. 
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Figure 2.22. Power Factor Step Change at 1 kVA (time scale 20 ms/div; vlink, vin, vlink-vin, 
vg: 100 V/div; ig: 10 A/div) 
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Figure 2.23. Dynamic Response to Step Changes in Active Power Command (time scale 
20 ms/div; vlink: 200 V/div; vin, vlink-vin, and vg: 100 V/div; ig: 10 A/div) 
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CHAPTER 3 A GALLIUM-NITRIDE (GAN) BASED DOUBLY GROUNDED, 
REDUCED CAPACITANCE TRANSFORMER-LESS SPLIT PHASE 
PHOTOVOLTAIC INVERTER  
 
 A variation of the topology described in Chapter 2 for split-phase inverter 
applications and with significant added advantages is presented in this chapter. The 
proposed topology also effectively addresses the leakage current problem and 120 Hz 
power decoupling problem at the same time. High power density is achieved by reduced 
volume of both decoupling capacitors and filter inductors (by increasing the switching 
frequency with GaN switches). The control strategy of the proposed circuit is analyzed 
and the advantages of the proposed topology are shown. Compared with previous 
topology, the 120 Hz inductor current ripple in the boost stage is reduced significantly 
resulting in the decrease of the RMS current value by 14% and the peak current value by 
41%. Also the RMS current in the input capacitor is decreased by 91%. The dc link 
capacitor volume is also decreased with the increase of the voltage level. A 3 kW single-
phase prototype with 200 V DC nominal input and 120 V/60 Hz AC output in split phase 
configuration using GaN FETs is built and tested. Simulations results and their 
corresponding experimental results are presented to validate the theoretical analysis. 
 
3.1 Topology and Control Scheme 
 
Figure 3.1 shows the topology which consists of a boost stage and half bridge stages 
connected in split phase configuration which is the variation of the topology proposed in 
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[8] and the split-phase variation of the topology described in Chapter 2. The left part is the 
boost stage that controls the dc link voltage (vlink) to be around twice the input voltage (Vin) 
which represents the PV panel voltage. Vin and vlink–Vin form the two dc sources or voltage 
levels for the half-bridge inverter stage that controls the ac output voltage and shown at 
the right in Figure 3.1 The input voltage Vin is controlled to have negligible double line 
frequency ripple. The dc link voltage Vlink is almost twice of the input voltage to supply 
sufficient voltage for the grid voltage modulation.  
Due to the doubly grounded structure (the connection of the negative terminal of the 
PV panel and grid), there is little common mode leakage current which usually is a huge 
problem in the transformer-less PV string inverters. 
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Figure 3.1. Proposed Topology of Doubly Grounded Transformer-Less Split Phase 
Inverter in Grid Connected Configuration 
The dc link capacitor Clink will be used to decouple the 120 Hz power.  Compared 
to the topology proposed in [8], the dc link capacitor Clink in this thesis is placed directly 
across the positive terminal and negative terminal to increase the voltage level of the 
capacitor and therefore decrease the capacitor volume. Also, instead of using 1.2 kV SiC 
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switches as implemented in [8] which has too much voltage margin, 650 V GaN FETs are 
used to improve the efficiency and get better circuit performance for the same application. 
Figure 3.2 shows the control strategy for the proposed topology in Figure 3.1. Vin 
that represents the PV panel voltage and vlink – vin that is generated by the left dc-dc boost 
stage form 2 dc sources that will fulfill the modulation for the output voltage in 
standalone configuration or the output current in grid connected configuration. The PV 
panel voltage vin is controlled to have negligible ripple to achieve high MPPT efficiency 
by using PR controller resonant at 120 Hz, and therefore, all the 120 Hz power 
component is supported by dc link capacitor Clink. The dc link voltage (vlink) average 
value is controlled by using a low bandwidth Butterworth filter and the output is the grid 
current magnitude reference which will then be used to regulate the grid current and 
therefore the power. 
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Figure 3.2. Control Strategy for the Topology in Figure 3.1 
For the modulation requirement the following relationships of (3.1) always need 
to be satisfied to generate the output sine waves and similar requirement is true for the 
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second phase. (3.2) shows the decoupling capacitance relationship with power and can be 
used to calculate the decoupling capacitance needed. 
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3.2 Operating Principles and Simulation Results 
 
The operation of the proposed inverter is analyzed and salient simulation 
waveforms in PLECS are shown. Simulation results are in standalone case with resistive 
load. To simulate the PV panel, a constant dc voltage source of 270 V will 5 ohm resistor 
is used.  
Table 3.1 shows the specifications used in simulation as well as the designed 
hardware of the proposed topology. 
Table 3.1. Main Circuit Specifications 
Power 3 kW 
Dc input voltage 200 V DC 
Load voltage 120 V RMS 
Load current 12.5 A RMS per phase 
Power factor 1 
Carrier frequency 100 kHz 
 
Table 3.2 shows the details of the components used for the proposed topology. 
The dc link capacitance is around 40 uF, 550 V / kW allowing 150 V pk-pk ripple in the 
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dc link voltage and the max dc link voltage is 510 V which is limited by the GaN FETs 
voltage ratings. Also the input capacitance is very small which is only 3 uF. 
Table 3.2. Components Details 
Dc link capacitance (Clink) 130 uF / 550 V 
Dc input capacitance (Cin) 3 uF / 200 V 
Inverter side inductor (Linv) 210 uH 
Boost side inductor (Lb) 210 uH 
Switch 650V GaN System FET       GS66516T 
Inductor Planar Ferrite Core 3C94 with Litz Wire 
 
Figure 3.3 shows the simulation waveforms of the proposed topology. The output 
voltages are sinusoidal waveforms. The input voltage is controlled to be with extremely 
small ripple (less than 2% of the input voltage average value). The dc link voltage has 
large 120 Hz ripple which will decouple the 120 Hz power.  
 
 
Figure 3.3. Dc Link Voltage, Input Voltage and Grid Voltages 
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Figure 3.4 shows the duty cycle of the boost stage and inverter stages from which 
it can be seen that due to the 120 Hz large swing in the dc link voltage, all duty cycles 
need to contain 120 Hz information to maintain the input voltage to be a pure dc and 
output voltage to be perfect sinusoidal waveforms which is achieved by well-designed 
controllers. 
 
Figure 3.4. Boost Stage Duty Cycle and Inverter Stage Duty Cycles 
 
3.3 Topology Comparison 
 
The advantages of the proposed topology will be analyzed in this section. 
 
3.3.1 Inductors Comparison 
 
Figure 3.5a shows the boost stage inductor current waveforms of the proposed 
topology. It can be seen that unlike the topology in [8] where the inductor current in dc-
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dc stage has large 120 Hz ripple as shown in Figure 3.5b, the boost inductor current of 
the proposed topology is merely a pure dc with switching frequency ripple. Compared 
with previous topology in [8], the 120 Hz ripple component in the boost inductor current 
is reduced significantly resulting in the decrease of the RMS current value by 14% and 
the peak current value by 41%.  
 
(a) Proposed topology (b) The topology in [8] 
Figure 3.5. Boost Inductor Current, Input Current and Inverter Inductor Currents 
 
3.3.2 High Frequency Content in Input Current 
 
Figure 3.6a shows the input capacitor current of the proposed topology. As the dc-
dc stage is inherently a boost stage which consists of a boost inductor at the input, the 
current ripple at the input capacitor is very small. Figure 3.6b shows the input capacitor 
current of the topology in [8]. Due to the topology difference, the dc-dc stage is a 
buckboost stage resulting in large current ripple in the input capacitor. The decrease of 
the RMS current in the input capacitor is 91% compared to the topology in [8]. The input 
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current is clean in the proposed topology and the input current in [8] contains large 
amplitude of switching frequency ripple which needs much larger input capacitor to filter 
which is the inherent disadvantage of the buckboost topology. 
 
(a) Proposed topology (b) The topology in [8] 
Figure 3.6. Input Capacitor Current 
 
3.4 Hardware Implementation and Results 
 
A 3 kW inverter using the proposed topology with LC filter and resistive load in 
standalone mode operating at 100 kHz switching frequency has been built to validate the 
proposed topology and corresponding benefits. All the components in Table 3.2 are 
designed for 3 kW operation.  
Figure 3.7 shows the hardware prototype. 650 V GaN FETS GS66516T with 27 
mohm Rdson from GAN SYSTEM are used for all the switches. A 230 V constant dc 
voltage source and a 5 ohm resistor in series are used to simulate the PV panel. The 
driver ICs are chosen as Silicon Labs Si8271. The positive gate voltage of the FET (Vgs) 
RMS = 1.0A 
 
RMS = 11.7A 
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is 6.5 V and the negative is 0 V. LeCroy 6200A oscilloscope is used to capture 
waveforms. Power analyzer YOKOGAWA WT3000 is used to measure the efficiency. 
Inductors are built by hand using Ferrite core 3C94 with Litz wire. The TI DSP 
TMS320f28335 is used for control. 
 
(a) 
 
(b) 
Figure 3.7. 3 kW Hardware Prototype of the Proposed Topology (a) Hardware Prototype, 
(b) Inductors Connected Externally 
Figure 3.8 shows the experiment waveforms of the proposed topology. It can be 
seen that the output voltage are sinusoidal waves with THD < 2%. The dc link voltage is 
controlled to vary over a wide range which decouples the 120 Hz power. The input 
voltage (vin) and the difference between the dc link voltage and the input voltage (vlink – 
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vin) need to be both larger than the grid voltages as analyzed in (3.1) to ensure that the 
voltage modulation has enough margin and the output voltages are not distorted. 
linkv
link inv v
1gv
1gi 2gi
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Figure 3.8. Waveforms of Dc link, Input and Output Voltages in Standalone Mode (time 
scale 5 ms/div, all voltages scale 100 V/div, all currents scale 20 A/div) 
 
Figure 3.9 shows the 120 Hz ripple of the input voltage and current which is 
closely related to the MPPT efficiency. The input voltage is controlled to be with very 
small ripple (1.9% of the input voltage RMS value) and due to the 5 ohm resistor 
connected with the input dc voltage source to simulate the PV panel, the input current has 
a correspondingly 13% 120 Hz ripple of the of the input current RMS value. The boost 
inductor current is almost just a dc offset which is equal to the input current with some 
switching frequency ripple. The experiment waveforms match with the simulation results 
very well. 
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Figure 3.9. 120 Hz Ripple of Input Voltage and Current (time scale 5 ms/div, vlink, vg1,vg2 
scale 350 V/div, vin scale 10 V/div, iin scale 5 A/div, ib, iinv1, iinv2 scale 5 A/div) 
 
Figure 3.10 shows the duty cycle of boost stage and inverter stages from which it 
can be seen that to maintain a dc input voltage the duty cycle of the boost stage needs to 
contain some 120 Hz information. Also to have a sinusoidal output voltage the inverter 
stages duty cycle need to have 120 Hz information too which come from the output of the 
high bandwidth controllers.  
 
Figure 3.10. Waveforms of duty cycle of boost stage and inverter stages 
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Figure 3.11. Measured Efficiency at Different Power Levels for GaN Split Phase 
Prototype 
 
Figure 3.11 shows the efficiency measured at different power levels based on 
California Energy Commission (CEC) requirement for PV converters. The measurements 
are done at two different switching frequencies for comparison – at all 75 kHz and boost 
stage 75 kHz and inverter stage 50 kHz. The weighted CEC efficiency obtained is 98.3% 
with peak efficiency 98.5%. The total auxiliary power consumption is 4.1 W for other 
auxiliary components including the gate drivers, DSP controller, and other ICs. With the 
auxiliary power consumption included, the CEC efficiency will drop by around 0.3%. 
Improvements in magnetics design including integrated magnetics and optimization of 
the gate drive circuitry are being pursued currently to further improve the efficiency. 
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CHAPTER 4 INDUCTOR FEEDBACK ZVT BASED, LOW THD SINGLE 
PHASE FULL BRIDGE INVERTER WITH HYBRID MODULATION 
TECHNIQUE 
 
This Chapter presents a new ZVT techniques for single phase full bridge 
inverters. Though the mechanism by which soft switching is achieved is similar for the 
numerous converters implementing ZVT technique, the exact configuration in terms of 
where the auxiliary circuit is connected to the main circuit, how the driving voltage for 
the auxiliary circuit is obtained and also the switching strategy for the auxiliary circuit 
have a major impact on the performance of overall converter system. To overcome some 
drawbacks of the aforementioned ZVT techniques as discussed in Section 1.2, this thesis 
proposes an inductor feedback ZVT circuit implementation that allows unipolar PWM or 
hybrid PWM modulation and therefore can decrease the output THD significantly with 
simple auxiliary circuit. In hybrid modulation, two of the four switches are driven by high 
switching frequency PWM signals for high quality sinusoidal output and the other two 
are commutated at the low, fundamental frequency [94]-[96].  
 
4.1 Topology 
 
Figure 4.1 shows the proposed topology employing the hybrid modulation with 
low-loss ZVT technique for single phase full bridge inverters.  Instead of placing the 
auxiliary ZVT branch which consists of two switches and a small value inductor across 
the two switching poles as used in [85] and [88], this thesis places the auxiliary ZVT 
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circuit across the main filter inductor. As the output voltage vo is always smaller than the 
input voltage Vdc because of the modulation requirement, vo and Vdc - vo can be the 
excitation source and the reverse excitation source respectively. Therefore, in addition to 
the positive state and negative state in the switching pole, zero state also can be achieved 
while implementing the ZVT auxiliary circuit to realize full ZVS of the main switches. 
To implement modulation technique including zero state, both unipolar PWM and hybrid 
PWM modulation can be used. However, from the perspective of easy implementation of 
the modulation scheme together with ZVT timing, hybrid PWM is used in this thesis.    
dcV
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Figure 4.1. Proposed Topology of Hybrid Modulation and ZVT Technique for Full 
Bridge Inverters 
 
4.2 Analysis of Operation 
The operation principles are analyzed in this section. 
 
4.2.1 Hybrid Modulation with ZVT Realization 
 
The modulation scheme is shown in Figure 4.2 where d is the duty cycle as same in 
the unipolar modulation (ranging from -1 to 1) and iL is the output inductor current as 
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shown in Figure 4.1. The green waveforms labelled D1 are the duty cycle given to Q1 
while the red waveforms labelled D2 are the duty cycle to Q3. Q2 and Q4 are 
complementary to Q1 and Q3 respectively. d equals to D1 – D2. 
 
 
4Q  on, 3Q  off, 2Q  achieves natural ZVS 
by Li , 1Q  achieves ZVT by 1S  
 
1Q  on, 2Q  off, 4Q  achieves natural ZVS 
by Li , 3Q  achieves ZVT by 2S  
(a) 0 0Ld i   (b) 0 0Ld i   
  
 
3Q  on, 4Q  off, 2Q  achieves natural ZVS 
by Li , 1Q  achieves ZVT by 1S  
 
2Q  on, 1Q  off, 4Q  achieves natural ZVS 
by Li , 3Q  achieves ZVT by 2S  
(c) 0 0Ld i   (d) 0 0Ld i   
Figure 4.2. Hybrid Modulation Scheme with ZVT 
 
This strategy can realize ZVS of all switches at any power factor. Take the 
condition of d > 0 and iL > 0 for example, Q2 and Q3 can achieve natural ZVS because iL is 
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positive [69]. As d > 0 the positive state and zero state are needed which means Q1 and Q4 
are needed. The strategy is that Q4 is always ON which means the second bridge is 
clamped to the negative bus. Then Q1 is ON when positive state is needed, Q2 is ON when 
zero state is needed. As mentioned above, Q2 can achieve natural ZVS by iL while Q1 
achieves ZVT by S1. The scheme is capable of supporting non-unity power factors, but if 
the power factor is 1 the modulation strategy is relatively easier to implement compared to 
other power factors. 
 
4.2.2 Detailed Analysis of Commutation Process 
 
The ZVT auxiliary branch drives a different direction of current though the 
auxiliary inductor and thus changing the switching pole current direction to achieve ZVS 
turn on of the main switches. Therefore, before turn-on of the main switches which cannot 
realize natural ZVS, ZVT auxiliary circuit will be turned on in advance to change the 
switching pole current direction. 
The commutation process of the ZVT will be analyzed in this section. Take the 
condition of d > 0 and iL > 0 for example where Q4 is always ON and Q3 is always OFF 
and Q1 and Q2 are switching to generate positive and zero states. Also Q2 can achieve 
natural ZVS by iL while Q1 achieves ZVT by S1.  
Figure 4.3 shows the timing of the proposed hybrid modulation with ZVT scheme.   
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Figure 4.3. Timing Diagram of Proposed ZVT with Hybrid Modulation 
 
Figure 4.4 shows commutation stages corresponding to the timing in Figure 4.3. 
The commutation stages include: 
(a) Initial stage [before t1]. Q2 is ON, the main inductor current iL flows through Q2 
channel and Q4 channel 
(b) Pre-charging stage [t1~t2]. S1 is turned-on at t1, the output voltage vo is applied to 
the resonant inductor Laux, iaux which flows through the channel of S1 and body diode of S2 
increases linearly, current in Q2 channel decreases to zero at t2. 
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(c) Boost-charging stage [t2~t3]. iaux is linearly charged to a current well above the 
inductor current iL. This will make sure Vds,Q1 (the drain to source voltage of the Q1 
switch) resonates to zero in resonant stage t3~t4.  
(d) Resonant stage [t3~t4]. Q2 is turned-off at t3, Laux starts to resonant with Cds1 and 
Cds2 (the drain to source capacitance of the Q1 switch and Q2 switch respectively) until 
Vds,Q1 resonates to zero and Vds,Q2 resonates to Vdc. 
(e) Clamping stage [t4~t5]. When Vds,Q1 resonates to zero, D1 (the body diode of the 
switch Q1) naturally turns-on at t4. The voltage of -(Vdc - vo) is applied to Laux, iaux 
decreases. During this stage, Vds,Q1 is clamped to 0 until t5, Q1 can be ZVS turned-on in 
this stage before iaux is smaller than iL. 
(f) Discharging stage [t5~t6]. iaux is discharged to zero, current in Q1 linearly 
increases to iL. S1 can be ZCS turned-off before t7, ZVT transition ends. 
(g) Steady-state stage [t6~t7]. Q1 fully conducts the load current iL. 
(h) Snubber turn-off stage [t7~t8]. Q1 is turned-off at t7, iL linearly charges Cds1 and 
discharges Cds2 until Vds,Q1 reaches Vdc, dv/dt is limited by Cds1 and Cds2. 
(i) Steady-state stage [after t8]. When Vds,Q2 reaches to zero, D2 is naturally turned-
on, and then Q2 can be ZVS turned-on after t8 resulting in natural ZVS of Q2 by main 
inductor current iL. 
From the analysis above it can be seen that the auxiliary switches in the ZVT circuit 
can achieve ZCS turn on and ZCS turn off but the energy is the Cds of the auxiliary switch 
will be dissipated. 
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Figure 4.4. Commutation Stages of the Proposed Inverter 
 
4.3 Modelling of the Proposed Topology 
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The analysis above is done when the power factor is 1. For non-unity power factor 
case, as the inductor current and the output voltage are not in phase, the adaptive auxiliary 
current is not as advantageous as the case when power factor is 1. However, for typical PV 
applications the power factor is usually 1 or close to 1 such as 0.8. Therefore, for typical 
grid connected converters with non-unity power factor, the scheme can still work well and 
offers most of the benefits as analyzed in the previous section.  
Figure 4.5 shows the large signal model corresponding to the circuit of Figure 4.1 
where the ZVT auxiliary circuit is modelled as a current source which is dependent on the 
circuit parameters. As analyzed in the section 4.2 the auxiliary inductor current iaux will 
add to the main inductor current and will influence the output voltage ripple if iaux is large 
enough or if the ZVT timing takes up to a significant portion of the switching cycle when 
the switching frequency is high enough.  
RC
Li
auxi
ovind V
_L auxv
 
Figure 4.5. Large Signal Model of the Proposed Inverter 
Figure 4.6 shows the dead time scheme implemented which is to delay the turn-on 
(up edge) of the switch by the dead time while still maintaining the turn-off time exactly 
the same as the case without dead time. Due to the ZVT circuit used, the dead time effect 
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that used to influence the actual duty ratio is not seen anymore. Because when the switch 
is turned off, the switching pole current, either the main inductor current or (?) the ZVT 
auxiliary current minus the main inductor current, will drive the body diode of the switch 
to be turned on.  
For example, when the output voltage is in its positive half cycle and the inductor 
current is in phase of the output voltage, during positive state the switching pole current 
will be main inductor current and will drive on the body diode of the switch Q2, during 
zero state the ZVT auxiliary current minus the main inductor current will be the 
switching pole current and will drive the switch Q1. In either case the switching pole 
voltage relative to the common source which is the point N in Figure 4.1 will be exactly 
the same compared with the case with no deadtime.  
 
1g
2g 0
1
0
1
deadtime
deadtime  
Figure 4.6. Dead Time Scheme 
Therefore equation (4.1) and (4.2) can be derived, where A, B and N refer to the 
points in Figure 4.1. 
1AN dcV d V   2BN dcV d V  (4.1) 
AB AN BN dcV V V dV    (4.2) 
(4.3) and (4.4) are the differential equations of the main inductor current and 
output voltage, where iL is the main inductor current, vo is the output voltage, L is the main 
  65 
inductance, C is the output filter capacitor, R is the resistive load and 
auxi  is average value 
of the auxiliary ZVT branch current in every switching cycle. 
1
( )L dc oi d V v
L

      
(4.3) 
1
( )oo L aux
v
v i i
C R

    
(4.4) 
It should be noted that the auxiliary inductor current 
auxi  is reset to 0 in every ZVT 
transition so that it does not form a state in the analysis. However the average value of the 
auxi  can influence the output voltage. 
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Figure 4.7. Simplified Timing for Calculation of the Large Signal Model of the Proposed 
Inverter 
Figure 4.7 shows the simplified timing diagram for analyzing the large signal 
model of the proposed circuit by neglecting the resonant part in t3~t4 which usually takes 
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a small portion during the whole transition time as shown in Figure 4.7. Ta is the ahead 
time which is the time difference between the turn-on of the auxiliary switch and the 
turn-off of the main switch. △T is the time when the auxiliary current falls from the peak 
value to 0. Ts is the cycle, Laux is the auxiliary inductance. From the analysis (4.5) can be 
derived. 
(0, )aT  
aux aux oL i v

  
(4.5) 
( , )a aT T T  
( ) 0
( ) 0
aux aux dc o o
aux aux dc o o
L i V v if v
L i V v if v


   
    
 
( , )a sT T T   0aux auxL i

  
As the auxiliary current needs to be reset to 0 every cycle, it does not form a state 
and the equation (4.6) is satisfied, 
( )a o dc oT v T V v     
(4.6) 
The average value of the auxiliary current over a switching cycle can be 
calculated as (4.7), 
2 2
a o a o
aux a
aux s aux s
T v T v
i T T
L T L T
     
(4.7) 
Therefore the output voltage is written as (4.8), (4.7) and (4.8) form the large 
signal state space model of the proposed inverter.  
2
1
( )
2
a dc o o
o L
aux s dc o
T V v v
v i
C L T V v R

   

 
(4.8) 
4.4 Design of Components and Timings 
 
Before the linear region ends which is t3, (4.9) satisfies, 
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 During the resonant region between t3 and t4, (4.10) satisfies if the time is 
designed to be around ¼ cycle of the resonant frequency, 
2 2
4
aux ds
res
L C
T

  
(4.10) 
 After t4, as the negative voltage source is applied on the auxiliary inductor, the 
auxiliary current starts to decrease as shown in (4.11) 
4( )
in o
aux
aux
V v
i t t
L

   
(4.11) 
 The parameters including Laux, Tblank, Lahead, Cds and be independent parameters 
that can affect the performance of the inverter and efficiency. Also due to the DSP 
control accuracy and feasibility to achieve the auxiliary inductance, optimization is done 
in MATLAB to determine the values of the auxiliary circuit as shown in the hardware 
implementation section. 
 
4.5 Hardware Implementation and Results 
 
A 1 kW inverter using the proposed topology with LC filter and resistive load 
operating at 400 kHz switching frequency has been built to verify the proposed ZVT with 
hybrid modulation technique. The power factor is 1 and the modulation ratio is 0.9 which 
represents a typical PV standalone application.  
The specifications of the inverter and the ZVT auxiliary circuit parameters are 
shown in Table 4.1. The deadtime (which equals to t5 – t3 in Figure 4.3) is set to 70 ns. 
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The ahead time, which is the time between the auxiliary switch gate signal and the lower 
switch gate signal (which is t3 – t1 in Figure 4.3), is set to 160 ns. External capacitor of 180 
pF is added in parallel with Cds of the main switches of the full bridge to decrease the turn-
off loss of the main switches while maintaining the ZVS turn-on. The timings and 
auxiliary inductance are designed based on loss calculation and optimization. 
SiC MOSFETS C2M0080120D from CREE are used in full bridge main circuit 
and auxiliary ZVT circuits. The driver ICs are chosen as Avago ACPL 337J. The positive 
gate voltage of the MOSFET (Vgs) is 20 V and the negative is -5V. In order to reduce the 
diode recovery loss, 4 SiC schottky diodes are put in parallel to the 4 main switches. 
LeCroy 6200A oscilloscope is used to capture waveforms. Ferrite core with Litz wire are 
used for the main output inductor.  
Table 4.1. Circuit Specifications 
Power 1 kW 
Dc input voltage (Vin) 210 V 
Load voltage (vo) 120 V 
Load current 8.3 A 
Power factor 1 
Filter inductor (L) 200 uH 
Switching frequency 400 kHz 
Auxiliary inductance (Laux) 400 nH 
Blanking time (t5 – t3) 70 ns 
Ahead time (Ta) 160 ns 
 
The timings and auxiliary branch components are selected based on the 
optimization process to decrease the auxiliary branch loss which includes the core loss and 
copper loss of the auxiliary inductor, switching loss and conduction loss of the auxiliary 
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switch and the conduction loss of the auxiliary diode. As the auxiliary diode is Schottcky 
diode therefore there is basically no diode recovery loss. 
Figure 4.8 shows the hybrid modulation scheme and ZVT gate signals along with 
the inductor current for reference.  It can be seen that the hybrid modulation scheme is 
implemented.  
Li
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Figure 4.8. Hybrid Modulation Scheme and ZVT Gate Signal (time scale 5 ms/div, iL 
scale 10 A/div, g1,  gaux1, g4  scale 50 V/div) 
2g 1g
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Figure 4.9. ZVT Timing with Blanking Time of 70 ns and ahead time of 160 ns (time 
scale 200 ns/div, g2, gs1, g1 scale 5 V/div) 
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Figure 4.9 shows the timing of the ZVT where the blanking time is 70 ns and the 
ahead time is 160 ns as analyzed in Figure 4.3. 
Figure 4.10 shows the ZVT inductor waveforms. It can be seen that the ZVT 
inductor current changes along with the main inductor current because the excitation 
source of the ZVT inductor current is the output voltage. Therefore the ZVT inductor 
current will always be changing adaptively to the main inductor current which is better 
compared with the scheme of [85] and [88] because they should design the ZVT inductor 
current using the largest main inductor current. 
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Figure 4.10. Auxiliary Inductor Current Compared to Main Inductor Current (time scale 5 
ms/div, Vdc, vo scale 100 V/div, iL, iaux scale 5 A/div) 
Figure 4.11 shows the waveforms of the ZVT process of the main switch Q1 which 
include the drain to source voltage of the Q1 switch (Vds,Q1), the gate to source voltage of 
the Q1 switch (g1), the inductor current (iL) and the auxiliary inductor current (iaux1). It can 
be seen that the auxiliary inductor current is larger than the value of the inductor current 
  71 
for some time which means it can discharge the drain to source capacitance of the Q1 
switch (Cds1) as analyzed in the Section 4.2 commutation stages part to achieve ZVT of 
Q1. The drain to source voltage of the Q1 switch has already fallen to 0 before the gate 
signal is applied proving that Q1 realizes soft turn-on. 
1,ds Q
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Figure 4.11. ZVS Turn on of Main Switch Q1 (time scale 200 ns/div, Vds,Q1 scale 50 
V/div,  g1 scale 10 V/div, iL scale 5 A/div, iaux scale 5 A/div) 
Figure 4.12 shows the measured loss using power analyzer YOKOGAWA 
WT3000 at different power levels for three different cases – base case (no ZVT) and the 
proposed ZVT. It can be seen that the proposed ZVT scheme can improve the system 
overall efficiency significantly from CEC 95.3% to CEC 96.3%.  
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Figure 4.12. Efficiency of the Full Bridge Inverter with and without ZVT 
The independent loss that cannot be changed by ZVT includes the switch 
conduction loss and inductor loss. The conduction loss of the main four switches which is 
same in all the above three schemes are calculated using Pcon = 2I
2Rds,on
2= 15.5 W. The 
inductor loss is estimated to be 4 W. The core loss and copper loss are small because 
ferrite core with Litz wire are used and the switch frequency is high enough which results 
in the max current ripple of 0.2 A pk-zero. The full bridge switching loss without ZVT is 
44 W. The full bridge switching loss and ZVT auxiliary circuit and buck stage total loss is 
36 W. After subtracting the independent loss, the proposed ZVT saves up to 32 % of the 
original switching loss of the full bridge inverter. 
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CHAPTER 5 OPTIMAL VARIABLE SWITCHING FREQUENCY SCHEME TO 
IMPROVE EFFICIENCY OF SINGLE PHASE GRID CONNECTED 
INVERTER   
 
This chapter aims to develop the optimal variable switching frequency scheme to 
minimize overall loss in a grid-connected H-bridge inverter (loss in switch and inductor) 
that is not well studied in previous publications which mainly focus on only the device 
switching loss.  
 
5.1 Analysis of Current Ripple and Losses in the Switches and Inductor 
 
Figure 5.1 shows the studied H-bridge grid-connected inverter and four main 
types of losses. The optimal scheme is to minimize the total loss of the inverter while 
keeping the inductor current THD unchanged by designing a variable switching 
frequency method. 
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Figure 5.1. Schematic of the H bridge Converter 
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Figure 5.2 illustrates the basic concept of the scheme where the instantaneous 
switching frequency is continuously varied within a line period of the fundamental 
inductor current. In order to arrive at the optimal scheme, i.e., to determine  the optimal  
switching frequency at each time instant, first the dependencies of current THD and the 
total loss on the instantaneous switching frequency are analyzed. 
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Figure 5.2. Concept of Variable Instantaneous Switching Frequency Method 
 
5.2 Variable Switching Frequency Scheme to Reduce Combined Switching Loss 
and Inductor Core Loss with Unipolar Modulation  
 
After the major types of losses in the converter and the inductor current ripple 
expression are analyzed, the optimal scheme is derived to find the instantaneous 
switching frequency resulting in loss reduction while still satisfying the THD 
requirement. 
 
5.2.1 Loss Analysis 
 
The magnitude of the current ripple is a function of time (point on sine wave) and 
switching frequency. The magnitude of the inductor current ripple equation is shown as 
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(5.1) as derived by [116] from which the THD can be calculated using the RMS value of 
the ripple. 
sin( )(1 sin( ))
( , ( ))
4 ( )
a dc a
ripple sw
sw
m V wt m wt
i wt f wt
Lf wt

  
(5.1) 
There are four major types of losses for H-bridge converters as shown in Table 5.1. 
Due to the symmetric property of the current ripple and loss, the integration cycle used in 
calculation is chosen as   instead of 2  for simplicity. 
As mentioned before, THD is desired to be maintained the same which means the 
RMS values of the fundamental and switching current components will be unchanged. 
Therefore the conduction loss will not be affected by the variable switching frequency 
scheme.  
Switching loss will increase as switching frequency increases. As SiC switches are 
used in this study, it should be noted that the switching loss is proportional to the square 
of the current as shown in the product datasheet [116].   
Usually for common core materials such as powdered iron or ferrite,   (refer 
Table 5.1) is satisfied which means the magnetic flux excursion has a heavier weight than 
the switching frequency, and therefore, core loss decreases as switching frequency 
increases [118].  
Copper loss is generated due to ac resistance of the wire and corresponding ac 
current with same frequency [117]-[118]. For high frequency inductors usually Litz wire 
is used due to its effectiveness in having low skin effect and proximity effect and in this 
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study also Litz wire is used for inductor windings. The copper loss is the sum of the 
fundamental frequency component (60 Hz) and switching frequency component as shown 
in (5.2). Clearly the 60 Hz frequency copper loss will not change as the fundamental 
inductor current will not change, only the switching frequency component needs to be 
analyzed. 
2
_ _ ( , ( )) ( ( ))cu sw rms ripple sw ac swP i wt f wt R f wt  (5.2) 
_
( , ( ))
( , ( ))
3
ripple sw
rms ripple sw
i wt f wt
i wt f wt   (5.3) 
2( ( )) ( ( )) (1 ( ) )ac sw dc f sw dc Liz swR f wt R K f wt R k f wt    (5.4) 
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 (5.5) 
In (5.2) to (5.5), _rms ripplei is the RMS value of the switching current, acR is the ac 
resistance of the Litz wire, 
dcR is the dc resistance of the Litz wire, Lizk is the coefficient 
of the Litz wire between ac resistance and dc resistance acquired in the manufacturer 
datasheet, _cu swP is the inductor copper loss of the high switching frequency component. 
The switching frequency RMS current is calculated as shown in (5.3). As the 
ripple current is triangle wave, 3 is used. The ac resistance of the Litz wire has the 
relationship to the dc resistance shown in (5.4) which is provided in the datasheet [118]. 
The first term in (5.5) will not change since the high frequency RMS ripple current is 
same for the variable and constant switching frequency schemes. Also the second term 
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will not change because it is independent to the switching frequency, therefore the copper 
loss does not change. 
Therefore in general, as switching frequency increases, THD will decrease, 
switching loss will increase, inductor core loss will decrease as shown in Table 5.1.  
Table 5.1. Loss Analysis 
Type of Loss Loss Equations 
Relationship with 
Switching Frequency 
Conduction loss in 
switches 
2
con rms onP I R  Independent 
Switching loss 
2
0
( ) ( ) ( )sw
sw
K V wt I wt f wt dwt
P





 sw sw
f P   
Copper loss in inductor 
2
_cu f rms f dcP K I R   Independent 
Core loss in inductor 
0
( ) ( )sw
fe
k B wt f wt dwt
P

 




 
sw fef P   
 
5.2.2 Optimal Scheme 
 
The aim of the optimal variable switching frequency scheme is to minimize the 
combined switching loss and inductor core loss under the constraint that the grid current 
THD remains the same with the requirement. The optimization problem can be 
rearranged as (5.6) after combining all the constants of switching loss, core loss and 
current THD into a neat form. Calculus of variations and Lagrange method are used to 
solve this problem.  
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(5.6
) 
 
In (5.6), swK  is the switching loss constant, K  is the coefficient of the switching 
loss corresponding to a certain type of switch for switching once obtained from datasheet 
as expressed in Table 5.1 switching loss part, 
dcV is the input dc voltage, pkI is the peak 
value of fundamental current. feK  is the core loss constant, k is the coefficient and  ,   
are the exponents in the core loss equation corresponding to the core material obtained 
from datasheet as expressed in Table 5.1 core loss part, am  is the modulation ratio, N  is 
the number of turns of the inductor, cA  is the core area. C is the THD constant, _sw rmsI  is 
the RMS current of the switching frequency, L  is the inductance. 
Use Lagrange optimization method to convert the problem into an unconstrained 
problem as shown by (5.7) 
 
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The derivative of the function J is 
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In detail 
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To reach the optimization, for any ( )swf wt  and  , the derivative of J should be 
0 as shown by (5.10) 
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Therefore (5.11) can be derived 
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(5.11) 
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The final expression of ( )swf wt is the answer to (5.12) which is the solution to the 
cubic equation. Then substituting ( )swf wt  in (5.13) leads to the value of   by numerical 
method. Calculation should be done in software such as MATLAB offline first before 
implementing in the DSP. 
   
3 2
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5.3 Hardware Implementation and Results 
 
A 2 kVA H-bridge inverter with LC filter and resistive load has been built to 
verify the proposed optimal variable switching frequency scheme. Because of the large 
output filter capacitor used, the load voltage is almost a pure sinusoidal wave and 
therefore can represent the grid. The power factor is 1 and the modulation ratio is 0.9 
which represents a typical grid-connected PV application. Table 5.2 and Table 5.3 show 
the experiment specifications and the components used.  
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Table 5.2. Specifications 
Power 2 kVA 
Dc Input Voltage 370 V 
Load Voltage 235 V 
Load Current 8.7 A 
Power Factor 1 
Modulation Ratio 0.9 
Constant Switching Frequency 100 kHz 
Table 5.3. Switch and Inductor Parameters 
Switch 
Type SiC MOSFET 
Manufacturer / part no. CREE / C2M0280120D 
On resistance 80 mohm 
Inductor 
Manufacturer TDK 
Core Material / type SIFERRIT N87 / Planar 
Inductance 230 uH 
Number of turns 29 
Volume 58mm x 38mm x 24mm 
Area of Core 25mm x 4mm 
Wire Type Litz Wire 
60 Hz Resistance 38 mohm 
100 kHz Resistance 0.26 ohm 
 
Figure 5.3 shows the H-bridge prototype with the powdered iron inductor. For 
comparison, the constant switching frequency scheme at 100 kHz has also been 
implemented. The inductor current is designed to have a THD of 4.8% at 100 kHz. The 
positive gate voltage of the MOSFET (Vgs) is 20V and negative is -5V. In order to 
eliminate the influence of the diode recovery loss of the main switches, 4 SiC Schottky 
diodes are put in parallel to the 4 main switches. LeCroy 6200A oscilloscope is used to 
capture waveforms. The driver circuit, DSP and ADC opamp circuits are all powered by 
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external auxiliary power supply so that those parts do not count in the input or output 
power. The load power and input power are measured using oscilloscope. 
THD calculation is done in MATLAB using measured inductor current data with 
the FFT base step of 5 Hz in both constant frequency and variable frequency schemes. 
Only the frequencies larger than 10 kHz are considered in THD calculation in order to 
exclude the low order harmonics caused by the blanking time in both schemes.   
 
Figure 5.3. H-bridge Converter Prototype and Experimental Setup 
Figure 5.4 shows the calculated ( )swf wt  corresponding to the experiment 
specifications using (5.12) and (5.13) and also the scaled inductor fundamental current 
and ripple current profile for reference. The switching frequency changes from around 40 
kHz to 220 kHz along with the inductor fundamental current. In general, the switching 
frequency is relatively low around the peak of the inductor fundamental current, and is 
relatively high around zero-crossing of the inductor fundamental current. DSP 
TMS320f28335 is used to control the inverter and implement the optimal variable 
switching frequency scheme. The ( )sT wt  (instantaneous switching cycle) is first 
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calculated offline using MATLAB and to create a lookup table in DSP. At every PWM 
interruption, the value of the ( )sT wt  is given to EPwmxRegs.TBPRD register in DSP to 
change the cycle of the next triangle carrier wave to change the instantaneous switching 
frequency. The blanking time is set to 160 ns. 
Optimal scheme
Inductor current
Ripple profile
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100
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Figure 5.4. Time Variation of the Calculated Instantaneous Switching Frequency.  (The 
Scaled Inductor Fundamental Current and Ripple Magnitude Profile are also Shown for 
Reference) 
Figure 5.5 shows the salient inductor current waveforms comparing the constant 
switching frequency scheme and the optimal variable switching frequency scheme. It can 
be seen that the high frequency ripple in the inductor current using the optimal scheme is 
relatively higher near 90° and lower near 30° of the inductor current fundamental wave. 
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(a)  (b)  
Figure 5.5. Experimental Inductor Current Waveforms using Constant Frequency Scheme 
and the Proposed Optimally Variable Frequency Scheme. (a) Constant Frequency 
Scheme, (b) Variable Frequency Scheme 
       
(a)  (b)  
Figure 5.6. Gate-source PWM Pulses and Zoomed Waveforms near 0°, 45° and 90°. 
Time scales are all 10 us/div for the Zoomed Vgs Waveforms. (a) Constant Frequency 
Scheme, (b) Variable Frequency Scheme 
 
Figure 5.6 shows the zoomed PWM pulses near 0°, 45° and 90° points on the 
fundamental inductor current. The PWM pulses are Vgs of main MOSFETs (gate source 
voltage) changing between 20 V and -5 V. The time scales for the zoomed pulse 
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waveforms are all 10 us/div and the voltage scales are all 5 V/div for the three different 
zoomed positions of the two schemes. It can be seen that for the optimal scheme, the 
switching frequency is about 220 kHz near 0°, 100 kHz near 45° and 40 kHz near 90° of 
the fundamental inductor current which corresponds to the designed optimal scheme 
while for the constant switching frequency scheme it is always 100 kHz. 
Figure 5.7 shows the frequency spectra of inductor current corresponding to both 
conventional and proposed schemes. From the spectrum it can be seen that, while for the 
constant switching frequency scheme the frequency components are  multiples of 200 
kHz, they are distributed from 80 kHz to 440 kHz (unipolar H bridge doubles the 
switching frequency of the inductor current) in the variable switching frequency scheme. 
This leads to an additional advantage that the dominant harmonic that appears in constant 
switching frequency scheme is reduced in the new scheme and EMI problem can be 
relieved [119]-[120]. The overall THD of around 4.8%, is almost the same for both 
schemes. 
   
(a)  (b)  
Figure 5.7. Frequency Spectrum of Inductor Current. (a) Constant Frequency Scheme 
THD = 4.82%, (b) Variable Frequency Scheme THD = 4.77% 
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The conduction loss and copper loss which are same in both schemes are calculated 
using (5.14) and (5.15).  In (5.14) the factor 2 corresponds to the fact that at any given 
instant exactly two switches conduct the inductor current. While the factor 1.3 
corresponds to the fact that at junction temperature 75°C the on resistance of the switches 
will slightly increase by 1.3 times according to the datasheet. Other losses include diode 
recovery loss and dc link capacitor discharging resistor loss which are totally estimated to 
be 2W, small enough as extra Schottky diodes are put in parallel with 4 main switches. 
2
_ 2 1.3 15.8con ds onP I R W     (5.14) 
2 2
60 60 100 100 2.7cu k kP I R I R W    (5.15) 
In (5.14) and (5.15), I  is the total RMS current of the inductor, 
60I  is the RMS 
value of the 60 Hz inductor current, 
100kI  is the RMS value of the 100 kHz inductor 
current. 
60R  is the resistance of the inductor at 60 Hz, 100kR is the resistance of the 
inductor at 100 kHz as introduced in Table 5.3. 
Table 5.4 shows the calculation of the loss saving in the experimental prototype. 
The load power and input power are measured using an oscilloscope. The conduction loss 
and copper loss are estimated using the RMS current and the resistance of switch and 
inductor as in (5.14) and (5.15), and are subtracted from the total loss to obtain the 
combined switching and core loss for each scheme. The loss saving of the combined 
switching loss and core loss components from the experimental prototype is 20.9% as 
compared to 24.1% predicted from theoretical analysis. 
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Table 5.4. Loss Analysis in Hardware Prototype 
 Constant f Variable f 
Load power 2002.3 W 1995.8 W 
Input power 2059.4 W 2045.3 W 
Total power loss 57.1 W 49.5 W 
Estimated conduction loss 15.8 W 
Estimated copper loss 2.9 W 
Other loss 2W 
Combined switching loss and core loss 36.4 W 28.8 W 
Reduction in the combined switching 
loss and core loss 
20.9% 
( compared with 24.1% from 
analysis) 
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CHAPTER 6 A T-TYPE SINGLE PHASE TRANSFORMER LESS STRING 
INVERTER WITH DYNAMIC AND ADAPTIVE DC-LINK VOLTAGE 
CONTROL 
 
In this chapter, a T-type doubly grounded transformer-less single phase inverter with 
dynamic swing of the dclink voltage is proposed for photovoltaic (PV) application which 
is a variation of the topology in Chapter 2. This topology is a combination of a boost 
stage and an asymmetric half-bridge inverter along with a T-branch. It takes advantage of 
the three-level switching states with reduced voltage stress on the main switches to 
achieve lower switching loss and almost one-half the inductor current ripple. The double 
line frequency power decoupling is addressed by a dynamic dc-link approach, which 
allows a large swing of the dc-link to reduce the decoupling capacitor requirement, 
enabling an all-film capacitor implementation. This converter ensures the complete 
elimination of high-frequency capacitive coupled ground current by directly connecting 
the PV negative terminal to the grid neutral. Moreover, an adaptive dc-link voltage 
control scheme that optimally changes the average value of the dc-link voltage as the 
operating conditions (load and power factor) vary, has been proposed and thoroughly 
investigated from the perspective of better utilization of passive components and further 
reduction of switching losses.  
 
6.1 Circuit Configuration  
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Figure 6.1 shows the proposed topology of the T-type doubly grounded voltage 
swing inverter for transformer-less string inverter application. The converter has an input 
boost stage followed by an asymmetric half-bridge inverter stage coupled with a bi-
directional T-branch. As opposed to the conventional boost converter which shares a 
common negative, here the boost input and output shares a common positive terminal. 
The bi-directional boost converter comprises of inductor Lb, dc-link capacitor Clink, and 
switches Q1 and Q2. The three-level T-type inverter stage is comprised of two main 
switches Q3 and Q4, with an additional bi-directional T-branch comprising of switches Q5 
and Q6 which switches at line frequency for unity pf operation, thus having limited 
contribution to the converter’s switching loss. 
 
 
Figure 6.1. Proposed T-type Doubly Grounded Voltage Swing Inverter for Transformer-
less PV Application 
 
The grid neutral is connected directly to the PV negative terminal, commonly 
referred to as a doubly grounded structure, thus inherently eliminating the common-
mode, high-frequency ground currents through the PV module capacitance, which is a 
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common problem in most of the transformer-less inverters. A dynamic dc-link approach 
provides the 120 Hz power decoupling as discussed in a later section. For grid connected 
implementation LCL (Linv, Cg, Lg) filters are considered. In Figure 6.1 iinv is the current 
through Linv, and ig is the current through Lg, which is also the grid current. 
 
6.1.1 Operating Principles 
 
The boost stage steps up the input PV voltage vin to a higher nominal dc voltage 
vlink of around 400 V. It is particularly designed to have a large 120 Hz swing of around 
140 V peak-peak. The combination of higher nominal voltage of vlink and a very large 
swing is used to address the power decoupling with a greatly minimized dc-link 
capacitance. The input voltage vin and the difference voltage vlink - vin constitute two 
asymmetric voltage levels of the half-bridge. db and dinv are respectively the boost and 
inverter stage duty ratio. 
In every grid cycle the T-type asymmetric half-bridge inverter has three operating 
states - POS, ZERO, and NEG as shown in Table 6.1. The pole voltage VMN with respect 
to a neutral-point voltage N can be one of vin, 0, or vin - vlink according to the operating 
state. The first operating state POS is generated with Q3 being ON and Q4 and T-branch 
being OFF with pole voltage vin. The operating state ZERO corresponds to both Q3 and 
Q4 being OFF and T-branch being ON with pole voltage being 0. Essentially, ZERO state 
is generated with both Q3 and Q4 being OFF and either or both of Q5 and Q6 being ON, 
depending on the voltage polarity. NEG state has a pole voltage vin - vlink with Q4 being 
ON and Q3 and T-branch being OFF. 
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Table 6.1. Switch Signal and Operating States of the Inverter Stage 
 
 
Different combinations of these three operating states generate the output grid 
voltage at different operating pf, the modulation strategy is discussed in the next section. 
When switching, the switch voltage stress on Q3 and Q4 is around half of the dc-link (vin 
for Q3 and vlink - vin for Q4). But when they are not switching, the voltage across them 
changes between vlink and vin for Q3 while, vlink and vlink - vin for Q4. This is shown in 
Figure 6.2 for both the switching transition between POS and ZERO states (Figure 6.2a) 
and between NEG and ZERO states (Figure 6.2b). Thus though the commutation voltage 
and hence the switching loss are reduced for Q3 and Q4, the absolute stress on them is still 
the full dc-link voltage. On the other hand, the commutation voltage and the absolute 
switch stress on Q5 and Q6 are both half the dc-link voltage. However, the main 
disadvantage of T-type implementation with the conventional modulation scheme (i.e., 
the T-branch switching at line frequency) is the additional conduction loss in the T-
branch body diode, as any one of the two diodes of Q5 or Q6 always conducts. 
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(a)  (b)  
Figure 6.2. Switch Voltage Stress for All the Switches in the Inverter Stage when 
Switching between (a) POS and ZERO States, (b) NEG and ZERO States 
 
6.1.2 Modulation Scheme 
 
The modulation of the boost stage is straightforward with top switch Q1 
complementary to the bottom one Q2 irrespective of the operating pf. However, the 
scheme is complex for the inverter stage. Table 6.2 gives the modulation strategy for the 
half-bridge inverter stage with the T-branch for different pf operations. Scheme I and II 
respectively correspond to the T-branch switching at line and carrier frequency. 
 
 
 
  93 
Table 6.2. Modulation Scheme for the Proposed T-type Doubly Grounded Voltage Swing 
Inverter 
 
 
For unity pf operation, the modulation scheme is simple. The T-branch switches 
at line frequency, while the effective switching frequency of Q3 and Q4 is half of the 
carrier signal frequency as they are OFF for half the grid cycle as shown in Figure 6.3a. 
During the positive half cycle (dinv > 0), operating states POS and ZERO (Q4 and Q6 
being always OFF, Q5 being always ON, and only Q3 switching) are used to modulate the 
output (interval A in Figure 6.3a). And in the negative half cycle (dinv < 0), operating 
states NEG and ZERO (Q3 and Q5 being always OFF, Q6 being always ON, and only Q4 
switching) are used to modulate the output waveform (interval C in Figure 6.3a).  
On the contrary for non-unity pf operation, the modulation is more involved as it 
is dependent on the switch pole current iinv direction [see Figure 6.3b]. For iinv > 0, 
modulation scheme is same as with pf = 1 in the positive half cycle (interval A in Figure 
6.3b), and for iinv < 0 modulation scheme is same as with pf = 1 in the negative half cycle 
(interval C in Figure 6.3b). But in the positive half cycle, for iinv < 0, Q4 and Q5 are OFF, 
Q6 is ON, and Q3 switches to generate POS or ZERO states (interval B in Figure 6.3b). 
And in the negative half cycle, for iinv > 0, Q3 and Q6 are OFF, Q5 is ON, and Q4 switches 
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to generate POS or ZERO states (interval D in Figure 6.3b). Here, the T-branch switches 
at the line frequency as shown in scheme I of Table 6.2 and also the effective switching 
frequency of Q3 and Q4 is still the same as before. But this approach is very sensitive to 
iinv detection, and if not properly implemented, can lead to shoot-through of the T-type 
asymmetric half-bridge inverter leg.  
 
 
 
Figure 6.3. Switching Signals for the T-branch and the Half-bridge Inverter Stage for (a) 
Unity pf Operation, (b) Non-unity pf Operation in Scheme I, (c) Non-unity pf Operation 
in Scheme II 
 
Further for non-unity pf operation, this disadvantage can be addressed by 
switching the T-branch throughout at the carrier frequency as shown in scheme II of 
Table 6.2 with the T-branch (Q5 and Q6) having the same gate signal. For dinv > 0, Q3 
switches complementary to the T-branch, while for dinv < 0, Q4 switches complementary 
to the T-branch as shown in Figure 6.3c. This would increase the T-branch switching 
loss, but essentially increasing the turn-on loss of only one of Q5 and Q6 as at any instant 
either one will have soft turn-on depending on the current direction. Also in this scheme 
the conduction loss associated with the T-branch body diode occurs only during dead-
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time transition, and thus carrier frequency switching of T-branch would not significantly 
impact the overall converter efficiency. 
 
6.1.3 Power Decoupling – Dynamic DC Link 
 
In a single phase inverter, considering the grid voltage, current, and power as 
given in (6.1) and (6.2) at any arbitrary pf (cos ), it is noted that the power expression 
has a ripple component varying at the double line frequency (2 ). 
sin( )g gv V t     sin( )g gi I t    (6.1) 
[cos cos(2 )]
2
g g
g
V I
P t      
(6.2) 
Thus the instantaneous power from input is not equal to that of the output as the 
input power from the PV array is ideally dc, and an additional energy storage element is 
required to ensure the instantaneous power balance, commonly referred to as power 
decoupling. In this topology, a large double line frequency voltage ripple on the dc-link 
vlink, as shown in (6.3) is designed to address the power decoupling with a much reduced 
capacitor value, thus ensuring the use of only film capacitors. 
sin(2 )link avg rv V V t     (6.3) 
where, Vavg is the dc-link average voltage, and 2Vr is the peak-peak dc-link ripple voltage 
varying at double line frequency. The ripple power supported by the dc-link capacitor 
Plink is shown in (6.4) [10]. It is to be noted that the complete 120 Hz ripple component is 
controlled to be supported by the main dc-link, and thus the input is free of any ripple, 
which would otherwise have compromised the MPPT efficiency. 
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(2 cos(2 ) sin(4 2 ))link link r avg rP C V V t V t         (6.4) 
By comparing the magnitude and phase of the total ripple power supported by the 
dc-link to the grid ripple power i.e., from (6.2) and (6.4), the condition for double line 
frequency power decoupling as given in (6.5) is obtained 
4 2
g g g
avg r link
V I S
V V C
 
   
(6.5) 
where, Sg is the grid VA. Finally the capacitance is optimized for the range of operating 
condition as given in Table 6.3 with an objective of minimizing the capacitance volume 
as outlined in [60]. 
 
Figure 6.4. Steady State Waveforms at 1 kVA Showing (a) Dc-link Voltage, Input 
Voltage, Grid Voltage, Grid Current, and the Difference of the Dc-link Voltage and Input 
Voltage, (b) Cycle-by-cycle Averaged (CCA) Waveforms of Boost and Inverter Duty 
Ratio and Grid Current, (c) Inductor Currents and Scaled Input Voltage, all at Unity pf 
Operation 
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Table 6.3. Converter Specification 
 
 
Figure 6.4 illustrates the steady state waveforms corresponding to unity pf (UPF) 
operation from the PLECS circuit simulation platform. These simulations (and 
experimental results presented later) correspond to a 1 kVA inverter with specifications 
given in Table 6.3. Figure 6.4a shows the dc-link voltage, input voltage, the difference of 
dc-link and input voltages along with grid current and grid voltage. It is to be noted that 
the peak-peak ripple of vin is negligibly small demonstrating that the power decoupling is 
predominantly supported by the dc-link capacitor, which is effectively decoupled from 
the input, leading to a higher MPPT efficiency. 
Figure 6.4b shows the cycle-by-cycle averaged (CCA) boost stage duty ratio (dQ1 
= db), inverter stage duty ratios (dQ3 and dQ4 ), and grid current at 1 kVA, UPF. It is to be 
noted that, dQ3 is purely sinusoidal as it modulates the input voltage vin with no ripple 
component to generate positive half of vg. On the contrary, dQ4 which modulates vlink - vin, 
has double-line-frequency component to mitigate the influence of large 120 Hz dc-link 
ripple on the grid output. Also in order to regulate the input voltage to be a pure dc, the 
boost duty ratio should contain 120 Hz component as shown. 
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Figure 6.4c shows the waveforms of input current, boost inductor current, grid 
current, and scaled input voltage at UPF operation. It is interesting to note that, in the 
positive half cycle, iinv_pk is around 15.8 A, whereas, the negative peak is around 12.8 A. 
The different peak values of iinv is attributed to the different switching voltage 
component, vL_inv during the positive and negative grid cycles. In the positive half cycle, 
vL_inv = vin - vg, whereas, in the negative half cycle vL_inv = vlink - vin - vg. As vlink has 120 Hz 
ripple and vin is a pure dc, the ripple current is not symmetrical, though the fundamental 
component is symmetrical and has no dc offset as illustrated by the corresponding CCA 
waveforms in Figure 6.4c. Also, the boost inductor current ib is bi-directional with both 
dc and sinusoidal components. 
 
6.2 Adaptive Dc-link Voltage Control 
 
The instantaneous values of each of the half-bridge voltage levels (vin and vlink - 
vin) needs to satisfy the constraint in (6.6) at any operating pf. These two constraints place 
a limit on the minimum value of the PV voltage and the maximum voltage swing allowed 
at the dc-link. This ensures that the half-bridge inverter stage does not operate at 
modulation index more than 1, which would otherwise distort the output waveforms and 
impact the total harmonic distortion (THD). 
if 0
if 0
in g g
link in g g
v v v
v v v v
 

  
 (6.6) 
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As vin has no double line frequency ripple, the constraint in (6.6) is 
instantaneously satisfied by ensuring the voltage margin, Vm [given in (6.7)] is greater 
than 0 only in the negative half of the grid cycle. 
0m link in gV v v v     (6.7) 
It is worth noting that to have an optimal dc-link capacitance value, it is enough to 
satisfy (6.6) instantaneously, rather than keeping the Vm always higher than 0 [10]. Again 
Vm is a function of the input voltage, operating pf, and VA of the inverter, which leaves 
room for improving converter efficiency by the adaptive dc-link voltage control, as 
discussed shortly. 
This is quite different from any conventional full-bridge or three-level inverter 
operation which uses a very large dc-link capacitor, generally electrolytic capacitor, with 
a small double line frequency voltage ripple, Vr on the dc-link. Thus no additional 
constraint is imposed on the instantaneous dc-link value w.r.t. the grid voltage, where it is 
enough to satisfy vlink > vg_pk globally. 
 
6.2.1 Dependence of the Voltage Margin on Operating Parameters  
 
The dependence of Vm on the operating kVA is clear from (6.5), where with a 
fixed dc-link capacitance Clink, Vavg and Vr, and thus Vm are dependent on Sg. Also its 
dependence on vin is obvious from its definition in (6.7). Finally, the dependence of Vm on 
operating pf can be studied from (6.8). As discussed already, with ideally no ripple on vin, 
(6.6) can be modified for only the negative grid cycle, and by substituting for Vr from 
(6.5), (6.8) is obtained. 
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S t
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 



   (6.8) 
Further, pf dependence can be analyzed from the steady state simulation results 
given in Figure 6.5. It gives the dc-link voltage, input voltage, the difference of dc-link 
and input voltages along with grid current and grid voltage waveforms corresponding to 
different operating pf - unity, 0.7 lagging, and 0.7 leading. Figure 6.5c shows that the 
leading pf gives the worst voltage margin [10] and thus needs a higher dc-link mean, 
whereas, lagging pf [see Figure 6.5b] gives the best margin requiring minimum dc-link 
mean. It has been accomplished by the adaptive dc-link scheme with the voltage margin 
Vm always being barely around 20 V at the critical point (Figure 6.5). It can be further 
seen that the constraints given in (6.6) have been satisfied in all three cases. 
 
Figure 6.5. Steady State Waveforms at 1 kVA Showing Dc-link Voltage, Input Voltage, 
Grid Voltage, Grid Current, and the Difference of the Dc-link Voltage and Input Voltage 
at (a) Unity pf, (b) 0.7 Lagging pf, (c) 0.7 Leading pf Operations Highlighting the 
Voltage Margin of 20 V Fixed for Each Operating Point by Implementation of Adaptive 
Dc-link Voltage Control Scheme 
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6.2.2 Adaptive Dc-link Scheme 
 
With the dynamic dc-link approach, once the passive components are designed for 
the worst operating condition (leading pf at full rated VA), the dc-link average Vavg can be 
adjusted at other operating conditions instead of a fixed value. As over a grid cycle, the 
semiconductor switching loss is dependent on Vavg, it is beneficial to operate the inverter 
at the minimum dc-link average (implying lower switch voltage stress), which can be 
decided based on the constraint (6.6). Also with lower Vavg, the inductor current ripple 
can be decreased accounting for lower high frequency copper and core loss. 
It can be seen that for different values of Sg, vin, and pf, different minimum Vavg is 
required to satisfy (6.8).However, deriving the analytical solutions of the optimal Vavg for 
different Sg, vin, and pf values is a complex assignment. Therefore, numerical method is 
used to find the minimum Vavg in MATLAB by sweeping the dc-link voltage average 
value over the specified operating range. 3-D plots showing the dependence of minimum 
Vavg required are given in Figure 6.6 for various combination of Sg (swept from 0 to 1000 
VA), vin (swept from 180 to 260 V), and pf angle (swept from -45° to 45° corresponding 
to 0.7 lagging and 0.7 leading pf respectively). 
From the 3-D plots, the difference between the highest and the lowest Vavg is 
24:74% for the specified range of operating conditions. It is 20.68% for UPF operation 
(fixed pf but varying Sg and vin). But without the adaptive dc-link voltage scheme, Vavg 
will always be set to the largest value even at conditions that does not require such high 
dc link voltage, and loss reduction could not be achieved. With adaptive dc link scheme 
the voltage at the worst case condition can be reduced by 24.74% which corresponds to 
around 24.74% switching loss reduction (switching loss is linear with the voltage stress 
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across the semiconductor) and even higher percentage of savings in the high-frequency 
inductor core and copper loss.  
 
Figure 6.6. Relationship Between the Minimum Vavg Required to Satisfy (6.8) for Various 
Combinations of Sg, vin, and pf (a) for Different Sg and pf at vin = 190 V, (b) for Different 
vin and Sg at pf angle = 0° (UPF), (c) for Different vin and pf at Sg = 1000 VA. 
 
Implementation of the adaptive dc-link scheme does not interfere with the basic 
inverter control design. Instead of providing a constant dc-link average as conventionally 
done, the Vavg is decided based on the converter’s operating point and provided as an 
input to the dc-link controller (further discussed in the next section). Also the values of 
Vavg can be saved in a look-up-table (LUT) off-line corresponding to different Sg, vin, and 
pf to save the computation burden on the digital controller. In practice, Vavg should be a 
little higher than the calculated value considering the requirements on the switch dead-
time, modulation margin (modulation index is limited to 0.95), and a non-zero ripple on 
vin. 
6.3 Converter Modeling and Controller Implementation 
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This section discusses the large signal average modeling of the proposed T-type 
doubly grounded voltage swing inverter and the controller implementation with the 
adaptive dc-link voltage control. To simplify the analysis, all the circuit components are 
considered lossless, i.e., ESR of the capacitors, on-resistance of the switches, and series 
resistance of inductors are assumed to be zero. 
6.3.1 Large Signal Modeling 
 
The large signal average model of the proposed converter can be obtained by 
replacing the two power poles by the corresponding ideal transformers with turns ratios 
being equal to the respective instantaneous duty ratios db and dinv as shown in Figure 6.7. 
The average model will be different in two operating intervals depending on the sign of 
dinv. Figure 6.7a and Figure 6.7b show the model for dinv > 0 and dinv < 0 respectively. 
 
Figure 6.7. Large Signal Transformer Model of T-type Doubly Grounded Voltage Swing 
Inverter, (a) for dinv > 0, (b) for dinv < 0. 
 
The dynamics of the capacitor voltage and inductor current are obtained by 
applying KCL and KVL respectively at appropriate nodes and loops in Figure 6.7. (6.9)-
(6.14) define the large signal model of the proposed converter for dinv > 0. 
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Whereas, (6.11), (6.12), (6.14) - (6.17) define the large signal model of the 
proposed converter for dinv < 0. 
( )
( ) ( )inin in b
dv t
C i t i t
dt
   (6.15) 
( )
( ) ( ) ( ) ( )linklink b b inv inv
dv t
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dt
   (6.16) 
( )
( )( ( ) ( )) ( )
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    (6.17) 
Finally, the PV string can be modeled as a voltage source in series with a resistor 
R to simulate the characteristics of the PV modules as shown below (6.18). 
( )
( ) dc inin
V v t
i t
R

  (6.18) 
6.3.2 Controllers 
 
For the PV inverter operation in grid connected mode, the objective of the 
controller is to control the input voltage according to the MPPT voltage reference which 
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fixes the input power, control the grid current depending on the input power (with the 
fixed grid voltage), and control the average of the dc-link voltage. Without the input PV 
panel, the input of the converter comes from a dc source in series with a resistor to 
closely mimic the PV characteristic, and the input voltage reference is manually 
provided. 
Figure 6.8 shows the overall controller block diagram. The objective of the dc-dc 
stage controller is to regulate the input voltage such that vin is free of any double line 
frequency ripple, which would otherwise disrupt the MPPT efficiency when connected 
across the PV source as discussed earlier. To ensure this, input voltage controller has a 
high bandwidth to generate the boost stage duty db as shown. 
 
Figure 6.8. Controller Block Diagram of T-type Doubly Grounded Voltage Swing 
Inverter. 
 
Both dc-link and inverter control loops in the dc-ac stage employ simple PI 
controllers with appropriate feed forward terms added as shown. The dc-link control loop 
regulates the average of the dc-link voltage to a reference value generated by the adaptive 
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dc-link control scheme. The calculation block (see Figure 6.8) is detailed in the next 
section. A first-order low-pass-filter (LPF) with cutoff frequency of 10 Hz is used to filter 
out the 120 Hz component in the dc-link voltage before comparing it with the reference. 
The output current controller is designed to control the grid current with the 
current peak reference derived from the dc-link voltage control loop and the phase and 
frequency of the sinusoidal waveform determined by a phase-locked loop (PLL) and an 
external pf command. The output of the controller decides the inverter stage duty dinv, 
which further generates the gate signals for Q3 to Q6 with appropriate dead-time based on 
the algorithm discussed in Section 6.2. 
6.3.3 Adaptive Dc-link Control Block 
 
Figure 6.8 highlights the adaptive dc-link controller in red. The calculation block 
is implemented with an LUT, which is stable and fast (with one switching cycle 
response), but is affected by the parameters uncertainty. Thus a minor correction term 
*
linkv  is added to the LUT output. 
*
linkv  is derived based on the flow-chart (operating at 
line frequency) shown in Figure 6.9, which settles 
*
_link avgv to a steady state value. For 
every grid cycle, Vdiff is calculated based on (6.19), where Vmargin is user-defined. If Vmargin 
is within the defined limit (between Vband_low and Vband_high), 
*
linkv  is preserved as 
previous. But if Vmargin is lower than Vband_low, the new 
*
linkv  is obtained by adding a 
correction term KpVdiff, or else if Vmargin is higher than Vband_high, the new 
*
linkv  is 
calculated by subtracting the same correction term. This minor adjustment loop operates 
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at a much slower rate (line frequency update in contrast to switching frequency response 
of LUT), but it ensures an accurate regulation of the dc-link reference 
*
_link avgv . 
 
 
Figure 6.9. Flow-chart for Calculating *
linkv  for the Adaptive Dc-link Voltage Controller 
Block. 
 
argdiff link in g m inV v v v V     (6.19) 
6.4 Hardware Prototype and Experimental Results 
 
A hardware prototype rated at 1 kVA has been built to validate the performance 
features of the T-type doubly grounded voltage swing inverter for transformer-less PV 
application as shown in Figure 6.10 (the overall converter size is 10.93 inch x 5.52 inch x 
1.38 inch including the heat-sink). The input is derived from a dc source of 210 V in 
series with a 6.5 ohm resistor to mimic a PV panel input. LeCroy 6200A oscilloscope is 
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used to capture the relevant waveforms and power analyzer YOKOGAWA WT3000 is 
used to measure the efficiency. 
 
 
Figure 6.10. 1 kVA Experimental Prototype of T-type Doubly Grounded Voltage Swing 
Inverter for Transformer-less PV Application 
 
6.4.1 Hardware Prototype 
 
Planar ferrite core E64/10/50-3C94 with appropriate air gap on all the three limbs 
and Litz wire of 700 strands AWG 40 are used to custom wind both the the boost and 
inverter stage inductors (Lb and Linv). Planar ferrite provides a low-profile design and Litz 
winding reduces high-frequency copper loss. Lg is an off-the-shelf component. The film 
capacitors for input, dc-link, and output are chosen based on the capacitance and rated 
voltage values as given in Table 6.4. 
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Table 6.4. Component Details 
 
 
CREE C2M0040120D wide bandgap SiC MOSFETs are used for all the switches 
including the T-branch. In order to eliminate the body diode recovery loss, CREE 
C4D05120E SiC schottky diodes are connected in parallel to each of the MOSFETs. 
Avago ACPL 337J is used as the driver IC, with a negative voltage for a reliable device 
turn-off. The T-branch is connected in a common emitter configuration as shown in 
Figure 6.1, so that they share one isolated power supply. The controller is implemented in 
a customized DSP board built with TMS320F28335. The auxiliary power as required by 
the gate driver and controller section is derived externally. 
 
6.4.2 Steady State Experiment Results 
 
The results represented in this section correspond to 1 kVA, UPF operation at 
steady state. Figure 6.11a shows the experimental results of input voltage vin, grid voltage 
vg, output current ig, dc-link voltage vlink, and the difference voltage vlink - vin. The grid 
current has a THD of 2.3% calculated by using fast Fourier transform (FFT) in MATLAB 
on the measured ig data. Figure 6.11b shows the magnified input voltage and different 
converter currents - input, boost stage inductor, and inverter stage inductor (iin, ib, and iinv 
respectively). It is shown that the double line frequency power has been decoupled 
through Clink, and hence, the input voltage has negligible double line frequency ripple. 
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The dc-link voltage ripple is 120 V with an average of 410 V. The input voltage contains 
both 120 Hz and switching frequency ripple. The 120 Hz ripple (obtained using 
MATLAB FFT) is only 4 V, which is 2.2% of the average input voltage of 180 V, 
demonstrating that the performance of input voltage controller is good in restricting the 
120 Hz ripple only to the dc-link making the input free of double line frequency ripple. It 
can be seen that these hardware results match very well with the corresponding 
simulation results shown in Section 6.2. 
 
 
Figure 6.11. Steady State Waveforms at 1 kVA, UPF Operation with 180 V Input, 410 V 
DC-link Average, and 120 V/60 Hz Output (time : 5 ms/div). (a) Input and Output 
Voltage and Current (voltage: 100 V/div, ig: 20 A/div), (b) Magnified Input Voltage and 
Converter Currents (vin: 10 V/div, iin: 2 A/div, ib; iinv: 20 A/div), (c) Cycle-by-cycle 
Averaged Duty Ratios of the Boost and Inverter Dtages (ig: 10 A/div). 
 
Figure 6.11c shows the duty ratios of the boost stage and the half-bridge inverter 
stage. The T-branch stage switches at line frequency, and hence, is not shown here. The 
duty ratio is obtained by cycle-by-cycle averaging of measured gate voltage Vgs of the 
two stages. As Vgs is 20 V when turned ON and -6 V when turned OFF, the 0 and 1 of the 
duty ratio can be established from Figure 6.11c accordingly. The waveforms match very 
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well with the analysis and simulation results shown in Section 6.2, where the presence of 
120 Hz components in the duty ratio is comprehensively explained. 
 
Figure 6.12. Steady State Device Drain-to-source Voltage for T-type Half-bridge 
Inverter Stage at 1 kVA, UPF Operation (voltage: 200 V/div, time: 5 ms/div). 
 
Figure 6.12 shows the drain-to-source voltage of the MOSFETs in the half-bridge 
inverter stage with the T-branch (Vds_Q3, Vds_Q4, Vds_Q5, and Vds_Q6). As Q3 modulates the 
input voltage vin (which has negligibly small ripple component) to generate positive half 
of vg, Vds_Q3 profile is a constant while it is switching (interval A). On the contrary, as Q4 
modulates vlink - vin which has double-line-frequency component to mitigate the influence 
of dc-link ripple on the grid output, Vds_Q3 profile also contains 120 Hz ripple while it is 
switching (interval B). 
Profiles of Vds_Q5 and Vds_Q6 can be similarly explained. While switching, the 
switch voltage stress on Q3 and Q4 is shown to be half of the dc-link as expected, while 
the absolute stress on them is still the dc-link as discussed previously. 
  112 
Figure 6.13 shows the instantaneous drain-to-source voltage of the MOSFETs Q2 
(Vds_Q2) and Q4 (Vds_Q4) and the two inductor currents at around -45° of the output voltage 
(between negative peak and zero crossing) at 50 kHz to highlight some of the switching 
waveforms using SiC MOSFETs. With almost the same inductor values for each stage, 
the peak-peak ripple of ib (around 8.2 A) is around double that of iinv (around 4.3 A) as the 
half-bridge inductor switching voltage is halved due to the T-type implementation 
compared to that of the boost stage. Also the boost inductor current ripple remains nearly 
constant while the inverter stage ripple varies with the point on the sine wave with the 
maximum value of 6.5 A. 
 
 
Figure 6.13. Instantaneous Switching Level Waveforms at 1 kVA, UPF Operation 
(voltage: 200 V/div, current: 10 A/div, time : 5 us/div). 
6.4.3 Adaptive Dc-link Waveforms 
 
This section presents the transient waveforms of the T-type doubly grounded 
voltage swing inverter with the adaptive dc-link voltage control scheme implemented. 
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Figure 6.14a shows the transient waveforms of the inverter in the grid-connected 
configuration when the active-power command is given a step change from 500 W to 1 
kW with vin = 190 V, at UPF operation, i.e., pf = 0°. As can be seen, average value of vlink 
changes from 389 V to 409 V dynamically, as calculated from the adaptive dc-link 
control block. Also good tracking of step changes in active power command with 
transient times well below one fundamental period can be observed from the waveforms 
shown in Figure 6.14a.  
 
 
Figure 6.14. Step Change Response With the Adaptive Dc-link Control Implementation, 
(a) 500 W to 1 kW Step-up Load, (b) Step Change from 0.7 pf Leading to 0.7 pf Lagging 
at 1 kVA (voltage: 100 V/div, current: 20 A/div, time : 20 ms/div). 
 
 
            Figure 6.14b shows the transient waveforms of the inverter when the power factor 
command has a step change from 0.7 leading to 0.7 lagging, i.e., pf angle changing from 
45° to -45° with vin = 190 V at 1 kVA. With the implementation of the adaptive dc-link 
scheme, Vavg is noticed to change from 431 V to 377 V dynamically. It is also seen that 
vlink - vin waveform is just above the instantaneous vg at the critical point as expected with 
adaptive dc-link implementation. Further, good tracking of step power factor command 
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and transient times well below one fundamental period can be observed from the 
waveforms shown in Figure 6.14b. 
 
Figure 6.15. Input Voltage Step Change Response with the Adaptive Dc-link 
Control Implementation (vin: 20 V/div, other voltages: 100 V/div, current: 20 A/div, time: 
20 ms/div). 
Finally, Figure 6.15 gives the transient waveforms of the inverter when the input 
voltage has a ramp change from 205 V to 190 V at 1 kVA UPF operation. With the the 
adaptive dc-link scheme, Vavg is noticed to change from 435 V to 420 V dynamically. 
Further, no change in the grid current waveforms is noticed proving good performance of 
the controller. 
6.4.4 Efficiency 
 
Figure 6.16 shows the efficiency measured at UPF for different power levels 
based on California Energy Commission (CEC) [122] requirement for PV inverters. The 
weighted CEC efficiency at switching frequency of 50 kHz is obtained to be 98.03% and 
a peak of 98.22%, without considering the controller and auxiliary power consumption 
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including the power for gate drivers, DSP controller, and other ICs which is around 2.7 
W. It is to be noted that for UPF operation the efficiency is measured while switching the 
T-branch (Q5 and Q6) at line frequency as suggested in Table 6.2. However, for non-UPF 
operations, Q5 and Q6 will switch at carrier frequency as given in Table 6.2. In order to 
study the impact of this additional switching specifically, the converter was operated with 
Q5 and Q6 operating at switching frequency at UPF and the peak efficiency obtained 
under this scenario was 97.83% at 50 kHz switching frequency. 
 
 
Figure 6.16. Efficiency of T-type Doubly Grounded Voltage Swing Inverter with 
Adaptive Dc-link Implemented 
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CHAPTER 7 CONCLUSIONS AND FUTURE WORK 
 
7.1 Conclusions  
 
In Chapter 2, this thesis studied a novel transformer-less string inverter based on a 
single stage boost-coupled asymmetric half bridge circuit using only four active switches. 
It features inherent second harmonic power decoupling, achieving capacitance among the 
lowest reported in the literature, while ensuring negligible second harmonic content in the 
input PV voltage. Reduced number of semiconductor switches and use of only film 
capacitor lead to improved reliability and power density. By allowing direct connection 
of the PV negative terminal to the ac neutral, the topology inherently eliminates 
capacitive ground currents. Use of SiC MOSFETs leads to high CEC efficiency at 
switching frequencies in the range of 100 kHz. Extensive experimental results from a 
realistic hardware prototype validate the performance advantages of the proposed 
topology. 
    In Chapter 3, this thesis also proposes a transformer-less string inverter topology 
in split phase configuration using GaN switches with similar structure. Compared with 
previous topology, the boost inductor current 120 Hz ripple is reduced significantly to 
decrease the current RMS value 14% by and the peak value by 41%. Also the RMS 
current in the input capacitor is decreased by 91%. The dc link capacitor volume is also 
decreased with the increase of the voltage level. A 3 kW, 100 kHz single-phase prototype 
with 200 V DC input and 120 V/60 Hz AC output in split phase configuration using GaN 
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FETs has been built to validate the theoretical analysis. The control and modulation 
scheme are implemented in DSP TMS320F28335. 
    In Chapter 4, this thesis proposes a topology based on zero-voltage-transition 
(ZVT) technique to realize zero-voltage-switching (ZVS) for all the main switches of a 
full bridge inverter, and inherent zero-current-switching (ZCS) turn-on and ZCS turn off 
for the auxiliary switches. Unipolar or hybrid schemes that use zero state modulation  in  
full bridge inverters can be implemented leading to lower THD, unlike other ZVT 
methods that are limited to only  bipolar modulation schemes. Also this topology has 
naturally adaptive auxiliary inductor current and does not require large balancing 
capacitors. The modulation scheme and the commutation stages are analyzed in detail 
and the complete inverter including the auxiliary ZVT branch is modelled. Finally a 1 
kW, 400 kHz switching frequency inverter of the proposed topology using SiC 
MOSFETs has been built to validate the theoretical analysis. The ZVT control technique 
and hybrid modulation scheme are implemented in DSP TMS320F28335 resulting in full 
ZVS for the main switches. The proposed scheme can save up to 32 % of the switching 
loss compared with no ZVT case leading to significant improvement in efficiency. 
    In Chapter 5, this thesis studied the optimal variable switching frequency scheme 
to minimize the combined switching loss and inductor core loss while meeting a given 
THD requirement. The four main types of losses in a H-bridge inverter are considered 
and the optimal scheme is derived based on the loss expression by using Lagrange 
optimization method. A 2 kW experimental prototype was built and both constant 
switching frequency (100 kHz) and the optimal variable frequency scheme were 
implemented in DSP TMS320F28335. The optimal scheme was verified by experimental 
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results and, while meeting the same THD requirement, it saves up to 20.9% of combined 
switching loss and inductor core loss compared with the constant switching frequency 
scheme. The optimal scheme also spreads the frequency spectrum over a wide range and 
reduces the dominant harmonic that appears in constant switching frequency scheme 
which can reduce EMI problem. This optimal scheme can be extended to other topologies 
or applications with similar analytical process. 
            In Chapter 6, this thesis proposes a high-efficiency novel T-type doubly grounded 
transformer-less single phase inverter with dynamic swing of the dc-link voltage which 
addresses the main challenges of transformer-less inverters. The proposed converter 
topology is a combination of a bi-directional boost and an asymmetric half-bridge stage 
coupled with a bi-directional T-branch to reduce the switching loss and minimize the 
inductor current ripple of the halfbridge inverter stage. The capacitance required for 
power decoupling is significantly reduced to 55 uF/kW at a 20 peak of 480 V dc-link 
through an active power decoupling scheme with a large swing of the dc-link voltage. 
Extensive experimental results from the 1 kVA SiC MOSFETs-based laboratory 
prototype are presented to validate the concept, design, and superior performance of the 
proposed topology. Moreover, the adaptive dc-link voltage control is implemented 
leading to a better utilization of the passive components and switching scheme under 
different operating (load and power factor) conditions which finally results in a peak 
efficiency of 98.22% and a CEC efficiency of 98.03% at 50 kHz switching frequency in 
the experimental prototype. 
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7.2 Future Work 
 
Some improvements to the existing work are being pursued to further increase the 
benefits of the proposed topology and techniques. 
 Variable timing control with the ZVT method can potentially increase the 
switching frequency to MHz level but requires complex and accurate control.  
 The efficiency can also be increased with the decreased voltage rating devices.  
 More integrated magnetics can be studied with complex structure to further 
decrease the inductor volume and loss.  
 EMI behavior and the EMI filter can be studied.  
 Improved thermal design can be used to optimize the volume. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  120 
 
REFERENCES 
[1] “U.S. Solar Market Insight: Q2 2016 Report,” Solar Energy Industry Association 
(SEIA), [Online], June 2016, Available: http://www.seia.org/research-
resources/solar-market-insight-report-2016-q2   
 
[2] S. B. Kjær, J. K. Pedersen, and F. Blaabjerg, “A review of single-phase grid-
connected inverters for photovoltaic modules,” IEEE Trans. Ind. Appl., vol. 41, no. 
5, pp. 1292–1306, Sep./Oct. 2005. 
 
[3] Database of State Incentives for Renewables and Efficiency [Online]. March 2015, 
Available: http://www.dsireusa.org/ 
 
[4] “California Solar Initiative Program Handbook,” California Public Utilities 
Commission, State of California, August 2014. Available: 
http://www.gosolarcalifornia.ca.gov/documents/CSI_HANDBOOK.PDF 
 
[5] NY-Sun Solar Electric Incentive Program, New York State. March 2015, 
Available: http://www.nyserda.ny.gov/Funding-Opportunities/Current-Funding-
Opportunities/PON-2112-Solar-PV-Program-Financial-Incentives 
 
[6] Ó López, F. D. Freijedo, A. G. Yepes, P. Fernández-Comesaña, J. Malvar, R. 
Teodorescu, and J. Doval-Gandoy , "Eliminating Ground Current in a 
Transformerless Photovoltaic Application," in IEEE Transactions on Energy 
Conversion, vol. 25, no. 1, pp. 140-147, March 2010. 
 
[7] R. Wang, F. Wang, D. Boroyevich, R. Burgos, R. Lai, P. Ning, and K. 
Rajashekara, "A High Power Density Single-Phase PWM Rectifier With Active 
Ripple Energy Storage," in IEEE Transactions on Power Electronics, vol. 26, no. 
5, pp. 1430-1443, May 2011. 
 
[8] Lloyd Caleb Breazeale and Rajapandian Ayyanar, “A Photovoltaic Array 
Transformer-Less Inverter With Film Capacitors and Silicon Carbide Transistors,” 
IEEE Transactions On Power Electronics, Vol. 30, Issue 3, pp. 1297 – 1305, 
March 2015. 
 
[9] H. Patel and V. Agarwal, “A single-stage single-phase transformer-less doubly 
grounded grid-connected PV interface,” IEEE Trans. Energy Convers., vol. 24, no. 
1, pp. 93–101, Mar. 2009. 
 
[10] N. Vázquez, M. Rosas, C. Hernández, E. Vázquez, and F. J. Perez-Pinal, "A New 
Common-Mode Transformerless Photovoltaic Inverter," in IEEE Transactions on 
Industrial Electronics, vol. 62, no. 10, pp. 6381-6391, Oct. 2015. 
  121 
 
[11] O. Lopez, R. Teodorescu, and J. Doval-Gandoy, “Multilevel transformerless 
topologies for single-phase grid-connected converters,” in Proc. 32nd Annu. Conf. 
IEEE Ind. Electron. Soc., pp. 5191–5196, Nov. 2006. 
 
[12] L. Zhang, K. Sun, L. Feng, H. Wu, and Y. Xing, “A family of neutral point 
clamped full-bridge topologies for transformerless photovoltaic grid-tied 
inverters,” IEEE Trans. Power Electron., vol. 28, no. 2, pp. 730–739, Feb. 2013. 
 
[13] R. Gonzalez, J. Lopez, P. Sanchis, and L. Marroyo, “Transformerless inverter for 
single-phase photovoltaic systems,” IEEE Trans. Power Electron., vol. 22, no. 2, 
pp. 693–697, Mar. 2007. 
 
[14] H. Schmidt, C. Siedle, and J. Ketterer, “DC/AC converter to convert direct electric 
voltage into alternating voltage or into alternating current,” U.S. Patent 7 046 534 
B2, Feb. 9, 2004. 
 
[15] M. Victor, F. Greizer, S. Bremicker, and U. Hubler, “Method of converting a 
direct current voltage from a source of direct current voltage, more specially from 
a photovoltaic source of direct current voltage, into alternating current voltage,” 
U.S. Patent 7 411 802 B2, Jun. 16, 2005. 
 
[16] W. Yu, J. S. Lai, H. Qian, C. Hutchens, J. Zhang, G. Lisi, A. Djabbari, G. Smith, 
and T. Hegarty "High-efficiency inverter with H6-type configuration for 
photovoltaic non-isolated ac module applications," Applied Power Electronics 
Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE, Palm 
Springs, CA, 2010, pp. 1056-1061.  
 
[17] B. Yang, L.Wuhua, Y. Gu,W. Cui, and X. He, “Improved transformerless inverter 
with common-mode leakage current elimination for a photovoltaic grid-connected 
power system,” IEEE Trans. Power Electron., vol. 27, no. 2, pp. 752–762, Feb. 
2012. 
 
[18] Y. Gu, W. Li, Y. Zhao, B. Yang, C. Li, and X. He, "Transformerless Inverter With 
Virtual DC Bus Concept for Cost-Effective Grid-Connected PV Power Systems," 
in IEEE Transactions on Power Electronics, vol. 28, no. 2, pp. 793-805, Feb. 2013.  
 
[19] B. Gu, J. Dominic, J. Lai, C. Chen, T. LaBella, and B. Chen, “High reliability and 
efficiency single-phase transformerless inverter for grid connected photovoltaic 
systems,” IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2235–2245, May 2013. 
 
[20] H. Wang, M. Liserre, F. Blaabjerg, P. de Place Rimmen, J. B. Jacobsen, T. 
Kvisgaard, and J. Landkildehus , "Transitioning to Physics-of-Failure as a 
Reliability Driver in Power Electronics," in IEEE Journal of Emerging and 
Selected Topics in Power Electronics, vol. 2, no. 1, pp. 97-114, March 2014.  
  122 
 
[21] C. Kulkarni, J. Celaya, K. Goebel, and G. Biswas, “Physics based electrolytic 
capacitor degradation models for prognostic studies under thermal overstress,”  
Proceedings of First European Conference of the Prognostics and Health 
Management Society, July 2012. 
 
[22] E. D. Dunlop, D. Halton, and H. A. Ossenbrink, “20 years of life and more: Where 
is the end of life of a PV module?” in Proc. Conf. Record IEEE Photovolt. Spec. 
Conf., 2005, pp. 1593–1596. 
 
[23] C. B. Barth, I. Moon, Y. Lei, S. Qin, C. N. Robert, and Pilawa-Podgurski, 
"Experimental evaluation of capacitors for power buffering in single-phase power 
converters," 2015 IEEE Energy Conversion Congress and Exposition (ECCE), 
Montreal, QC, 2015, pp. 6269-6276. 
 
[24] H. Wang, H. S. H. Chung, and W. Liu, “Use of a series voltage compensator for 
reduction of the DC-Link capacitance in a Capacitor supported system,” IEEE 
Trans. Power Electron., vol. 29, no. 3, pp. 1163–1175, Mar. 2014.  
 
[25] Wenchao Liu, Kewei Wang, Henry Shu-hung Chung, and Steve Tzu-hsiung 
Chuang, “Modeling and Design of Series Voltage Compensator for Reduction of 
DC-Link Capacitance in Grid-Tie Solar Inverter,” IEEE Trans. Power Electron., 
vol. 30, no. 5, pp. 2534–2548, May 2015. 
 
[26] Yaosuo Xue, Liuchen Chang, Sren Baekhj Kjaer, J. Bordonau, and T. Shimizu, 
"Topologies of single-phase inverters for small distributed power generators: an 
overview," in IEEE Transactions on Power Electronics, vol. 19, no. 5, pp. 1305-
1314, Sept. 2004.  
 
[27] P. T. Krein, R. S. Balog, and M. Mirjafari, “Minimum energy and capacitance 
requirements for single-phase inverters and rectifiers using a ripple port,” IEEE 
Trans. Power Electron., vol. 27, no. 11, pp. 4690–4698, Nov. 2012. 
 
[28] Y. Ohnuma, K. Orikawa, and J. I. Itoh, "A Single-Phase Current-Source PV 
Inverter With Power Decoupling Capability Using an Active Buffer," in IEEE 
Transactions on Industry Applications, vol. 51, no. 1, pp. 531-538, Jan.-Feb. 2015. 
 
[29] Yi Tang and Blaabjerg, F., "A Component-Minimized Single-Phase Active Power 
Decoupling Circuit With Reduced Current Stress to Semiconductor 
Switches," Power Electronics, IEEE Transactions on , vol.30, no.6, pp.2905,2910, 
June 2015. 
 
[30] D. Lamar, J. Sebastian, M. Arias, and A. Fernandez, “On the limit of the output 
capacitor reduction in power-factor correctors by distorting the line input current,” 
IEEE Trans. Power Electron., vol. 27, no. 3, pp. 1168–1176, Mar. 2012. 
  123 
 
[31] T. Brekken, N. Bhiwapurkar, M. Rathi, N. Mohan, C. Henze, and L. Moumneh, 
“Utility connected power converter for maximizing power transfer from a 
photovoltaic source while drawing ripple-free current,” in Proc. Power Electron. 
Spec. Conf., 2002, pp. 1518–1522. 
 
[32] S. A. Khajehoddin, M. Karimi-Ghartemani, P. K. Jain, and A. Bakhshai, "DC-Bus 
Design and Control for a Single-Phase Grid-Connected Renewable Converter With 
a Small Energy Storage Component," in IEEE Transactions on Power Electronics, 
vol. 28, no. 7, pp. 3245-3254, July 2013.  
 
[33] R. Chen, Y. Liu, and F. Z. Peng, "DC Capacitor-Less Inverter for Single-Phase 
Power Conversion With Minimum Voltage and Current Stress," in IEEE 
Transactions on Power Electronics, vol. 30, no. 10, pp. 5499-5507, Oct. 2015. 
 
[34] Wenlong Qi, Hui Wang, Xingguo Tan, Guangzhu Wang, and Ngo, K.D.T., "A 
novel active power decoupling single-phase PWM rectifier topology," Applied 
Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth 
Annual IEEE , vol., no., pp.89,95, 16-20 March 2014. 
 
[35] Y. Tang, F. Blaabjerg, P. C. Loh, C. Jin, and P. Wang, "Decoupling of Fluctuating 
Power in Single-Phase Systems Through a Symmetrical Half-Bridge Circuit," in 
IEEE Transactions on Power Electronics, vol. 30, no. 4, pp. 1855-1865, April 
2015. 
 
[36] H. Li, K. Zhang, H. Zhao, S. Fan, and J. Xiong, “Active power decoupling for 
high-power single-phase PWM rectifiers,” IEEE Trans. Power Electron., vol. 28, 
no. 3, pp. 1308–1319, Mar. 2013. 
 
[37] Z. Qin, Y. Tang, P. C. Loh, and F. Blaabjerg, "Benchmark of AC and DC Active 
Power Decoupling Circuits for Second-Order Harmonic Mitigation in Kilowatt-
Scale Single-Phase Inverters," in IEEE Journal of Emerging and Selected Topics 
in Power Electronics, vol. 4, no. 1, pp. 15-25, March 2016. 
 
[38] S. Qin, Y. Lei, C. Barth, W. C. Liu, and R. C. N. Pilawa-Podgurski, "A high-
efficiency high energy density buffer architecture for power pulsation decoupling 
in grid-interfaced converters," 2015 IEEE Energy Conversion Congress and 
Exposition (ECCE), Montreal, QC, 2015, pp. 149-157.  
 
[39] C. McHugh, S. Sinha, J. Meyer, S. Pervaiz, J. Lu, F. Zhang, H. Chen, H. Kim, U. 
Anwar, A. Kumar, A. Sepahvand, S. Jensen, B. Choi, D. Seltzer, R. Erickson, D. 
Maksimovic, and K. K. Afridi, "A high power density single-phase inverter using 
stacked switched capacitor energy buffer," 2016 IEEE Applied Power Electronics 
Conference and Exposition (APEC), Long Beach, CA, 2016, pp. 1947-1953. 
 
  124 
[40] Y. Lei, C. Barth, S. Qin, W. Liu, I. Moon, A. Stillwell, D. Chou, T. Foulkes, Z. Ye, 
Z. Liao, and R. C. N. Pilawa-Podgurski, "A 2 kW, single-phase, 7-level, GaN 
inverter with an active energy buffer achieving 216 W/in3 power density and 
97.6% peak efficiency," 2016 IEEE Applied Power Electronics Conference and 
Exposition (APEC), Long Beach, CA, 2016, pp. 1512-1519. 
 
[41] C. Zhao, B. Trento, L. Jiang, E. A. Jones, B. Liu, Z. Zhang, D. Costinett, F. 
Wang, L. M. Tolbert, J. F. Jansen, R. Kress, and R. Langley, “Design and 
Implementation of GaN-Based, 100 kHz, 102W/in3 Single-Phase Inverter,” IEEE 
Trans. Emerging and Selected Topics in Power Electronics, available in 
IEEExplore Early Access. 
 
[42] L. Zhang, R. Born, X. Zhao, J.S. Lai, 
“A high efficiency inverter design for Google little box challenge,” 2015 IEEE 
Wide Bandgap Power Devices and Applications (WiPDA), Blacksburg, VA, 2015, 
pp. 319-332. 
 
[43] W. L. Ming, Q. C. Zhong, and X. Zhang, "A Single-Phase Four-Switch Rectifier 
With Significantly Reduced Capacitance," in IEEE Transactions on Power 
Electronics, vol. 31, no. 2, pp. 1618-1632, Feb. 2016. 
 
[44] A. Cagnano, E. De Tuglie, M. Liserre, and R. A. Mastromauro, “Online optimal 
reactive power control strategy of PV inverters,” IEEE Trans. Ind. Electron., vol. 
58, no. 10, pp. 4549–4558, Oct. 2011. 
 
[45] A. Anurag, Y. Yang, and F. Blaabjerg, “Thermal performance and reliability 
analysis of single-phase PV inverters with reactive power injection outside feed-in 
operating hours,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 3, no. 4, pp. 
870–880, Dec. 2015. 
 
[46] S. Hazra, A. De, L. Cheng, J. Palmour, M. Schupbach, B. A. Hull, S. Allen, and S. 
Bhattacharya, "High Switching Performance of 1700-V, 50-A SiC Power 
MOSFET Over Si IGBT/BiMOSFET for Advanced Power Conversion 
Applications," in IEEE Transactions on Power Electronics, vol. 31, no. 7, pp. 
4742-4754, July 2016. 
 
[47] J. Wang, T. Zhao, J. Li, A. Q. Huang, R. Callanan, F. Husna, and A. Agarwal, 
"Characterization, Modeling, and Application of 10-kV SiC MOSFET," in IEEE 
Transactions on Electron Devices, vol. 55, no. 8, pp. 1798-1806, Aug. 2008. 
 
[48] R. Ayyanar , “Circuits and methods for photovoltaic inverters,” U.S. Patent 
Application 20150372615, June 25, 2013. 
 
  125 
[49] R. Ayyanar, Y. Xia, and J. Roy, Arizona State University, “ Reduced-volume 
single-phase double-grounded transformer-less photovoltaic inverter with active 
power decoupling,” Patent pending, Application No. 62/263,068, Dec 2015. 
 
[50] Datasheet: MKP Film Capacitors, Series/Type: B32774 ... B32778 [Online], 
January 2016, Available:  
http://en.tdk.eu/inf/20/20/db/fc_2009/MKP_B32774_778.pdf 
 
[51] Datasheet: Metallized Polypropylene Film Capaictors for DC-Link Capacitors by 
Vishay. [Online]. January 2016, Available: 
http://www.vishay.com/docs/26010/mkp1848sdclink.pdf 
 
[52] Datasheet: Polypropylene metallized film C4AE Series from KEMET. [Online]. 
January 2016, Available: 
http://www.kemet.com/Lists/ProductCatalog/Attachments/366/KEM_F3046_C4A
E_RADIAL.pdf 
 
[53] Datasheet: Polypropylene 220uF film capacitor from CDE . [Online]. January 
2016, Ava ilable: http://www.mouser.com/ProductDetail/Cornell-Dubilier-
CDE/947D221K122AEGSN/?qs=sGAEpiMZZMv1cc3ydrPrFxRjh%2f3l4hXeYQ
UJMeD0nJs%3d 
 
[54] S. Kulasekaran; R. Ayyanar; S. Atcitty, "Switching frequency optimization of a 
high-frequency link based energy storage system," Industrial Electronics Society, 
IECON 2014 - 40th Annual Conference of the IEEE , pp.1847,1853, Oct. 29 2014-
Nov. 1 2014.  
 
[55] Margolis, R.; Mai, T.; Brinkman, G.; Drury, E.; Hand, M.; Mowers, M., "Bright 
Future: Solar Power as a Major Contributor to the U.S. Grid," Power and Energy 
Magazine, IEEE , vol.11, no.2, pp.22,32, March-April 2013. 
 
[56] Y. Xia and R. Ayyanar, " Adaptive Dc Link Voltage Control Scheme for Single 
Phase Inverters with Dynamic Power Decoupling," 2016 IEEE Energy Conversion 
Congress and Exposition (ECCE), Milwaukee, WI, 2016, pp. 1-6. 
 
[57] X. Lyu, N. Ren, Y. Li and D. Cao, "A SiC-Based High Power Density Single-
Phase Inverter With In-Series and In-Parallel Power Decoupling Method," in IEEE 
Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 3, pp. 
893-901, Sept. 2016. 
 
[58] X. Lyu, Y. Li and D. Cao, "A high power density single-phase inverter with in-
series and -parallel power decoupling method," 2015 IEEE Energy Conversion 
Congress and Exposition (ECCE), Montreal, QC, 2015, pp. 2549-2554. 
 
  126 
[59] S. Li, W. Qi, S. C. Tan, S. Y. Hui, "A Single-Stage Two-Switch PFC Rectifier 
with Wide Output Voltage Range and Automatic AC Ripple Power Decoupling," 
in IEEE Transactions on Power Electronics, 2016. (Early Access). 
 
[60] Y. Xia, J. Roy and R. Ayyanar, "A Capacitance-Minimized, Doubly Grounded 
Transformer less Photovoltaic Inverter With Inherent Active-Power Decoupling," 
in IEEE Transactions on Power Electronics, vol. 32, no. 7, pp. 5188-5201, July 
2017. 
 
[61] S. Li, W. Qi, S. C. Tan and S. Y. R. Hui, "Integration of an Active Filter and a 
Single-Phase AC/DC Converter With Reduced Capacitance Requirement and 
Component Count," in IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 
4121-4137, June 2016. 
 
[62] X. Zhang, C. Yao, C. Li, L. Fu, F. Guo, and J. Wang, "A Wide Bandgap Device-
Based Isolated Quasi-Switched-Capacitor DC/DC Converter," IEEE Trans. Power 
Electron., vol. 29, no. 5, pp. 2500-2510, May 2014.  
 
[63] X. Zhang, H. Li, J. A. Brothers, L. Fu, J. Wang, M. Perales, and J. Wu, “A Gate 
Drive With Power Over Fiber-Based Isolated Power Supply and Comprehensive 
Protection Functions for 15-kV SiC MOSFET,” IEEE Journal of Emerging and 
Selected Topics in Power Electronics, vol. 4, no. 3, pp. 946-955, Sept. 2016. 
 
[64] S. Y. Hui, S. N. Li, X. H. Tao, W. Chen, and W. M. Ng, “A Novel Passive Offline 
LED Driver With Long Lifetime,” in IEEE Transactions on Power Electronics, 
vol. 25, no. 10, pp. 2665–2672, Oct. 2010. 
 
[65] S. Li, S. C. Tan, C. K. Lee, C. K. Tse, E. Waffenschmidt, S. Y. R. Hui, “A Survey, 
Classification and Critical Review of Light-Emitting Diode Drivers”, in IEEE 
Transactions on Power Electronics, vol. 31, no. 2，pp. 1503–1516, Mar. 2015.  
 
[66] L. Cong and H. Lee, “High-voltage high-frequency non-isolated multi-phase DC-
DC converters with passive-saving two-phase QSW-ZVS technique,” Journal of 
Analog Integrated Circuits and Signal Processing, vol. 88, no. 2, pp. 303 – 317, 
Aug. 2016. 
 
[67] L. Cong and H. Lee, “A 110 – 250V 2MHz isolated DC-DC converter with 
integrated high-speed synchronous gate drive,” in Proc. IEEE Energy Conversion 
Congress and Exposition, Montreal, Canada, Sep. 2015, pp. 1479 - 1484. 
 
[68] Y. Xia and R. Ayyanar, "Optimal variable switching frequency scheme to reduce 
combined switching loss and inductor core loss of single phase grid connected 
inverter," 2015 IEEE Energy Conversion Congress and Exposition (ECCE), 
Montreal, QC, 2015, pp. 1534-1540. 
 
  127 
[69] Hua, G. and Lee, F. C. “Soft-switching techniques in PWM converters,” IEEE 
Transactions on Industrial Electronics, Vol. 42, No. 6, 1995, pp. 595- 603. 
 
[70] D. M. Divan and G. Skibinski, “Zero-switching-loss inverters for high power 
applications,” IEEE Trans. Ind. Appl, vol. 25, no. 4, pp. 634–643, Jul./Aug. 1989. 
 
[71] M. Lu, K. D. T. Ngo, M. Filippa and W. Bicknell, "Model for Electromagnetic 
Actuator With Significant Fringing Using Minimal Fitting Parameters," in IEEE 
Transactions on Magnetics, vol. 51, no. 1, pp. 1-7, Jan. 2015.    
                                                           
[72] Y.-C. Chuang, “High-efficiency ZCS buck converter for rechargeable batteries,” 
IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2463–2472, Jul. 2010.  
 
[73] F. J. Seixas and D. C. Martins, “The ZVS-PWM commutation cell applied to the 
DC-AC converter,” IEEE Trans. Power Electron., vol. 12, no. 4, pp. 726–733, Jul. 
1997. 
 
[74] Q. Zhang, H. Hu, D. Zhang, X. Fang, J. Shen, and I. Bartarseh, “A controlled-type 
ZVS technique without auxiliary components for the low power DC/AC inverter,” 
IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3287–3296, Jul. 2013. 
 
[75] A. Amirahmadi, H. Hu, A. Grishina, Q. Zhang, L. Chen, U. Somani, and I. 
Batarseh, “Hybrid ZVS BCM current controlled three-phase microinverter,” IEEE 
Trans. Power Electron., vol. 29, no. 4, pp. 2124–2134, Apr. 2014. 
 
[76] W. McMurray, “Resonant snubbers with auxiliary switches,” IEEE Trans. Ind. 
Appl., vol. 29, no. 2, pp. 355–362, Apr. 1993. 
 
[77] R. W. De Doncker and J. P. Lyons, “The auxiliary resonant commutated pole 
converter,” in Proc. IEEE Int. Conf. Ind. Appl. Soc., 1990, pp. 1228– 1235. 
 
[78]  J. Lai, S. R. W. Young, J. G. W. Ott, J. W. McKeever, and Z. Fang, “A delta-
configured auxiliary resonant snubber inverter,” IEEE Trans. Ind. Appl., vol. 32, 
no. 3, pp. 518–525, Jun. 1996. 
 
[79] J. Lai, “Practical design methodology of auxiliary resonant snubber inverters,” in 
Proc. 27th Annu. IEEE Power Electron. Spec. Conf., Baveno, Italy, Jun. 1996, pp. 
432–437. 
 
[80] H. Yamamoto,M. Kaneda, andM. Nakaoka, “Three-phase soft-switching inverter 
resonant with unique resonant snubbers,” in Proc. IEEE Int. Conf. Power Electron. 
Drive Syst., 1999, pp. 1078–1083. 
 
  128 
[81] J. Lai, J. Zhang, H. Yu, and H. Kouns, “Source and load adaptive design for a 
high-power soft-switching inverter,” IEEE Trans. Power Electron., vol. 21, no. 6, 
pp. 1667–1675, Nov. 2006. 
 
[82] J. L. Russi, M. L. D. S. Martins, and H. L. Hey, “Coupled-filter-inductor soft-
switching techniques: Principles and topologies,” IEEE Trans. Ind. Electron., vol. 
55, no. 9, pp. 3361–3373, Sep. 2008. 
 
[83] D. M. Divan, “The resonant DC link converter-a new concept in static power 
conversion,” IEEE Trans. Ind. Appl., vol. 25, no. 2, pp. 317–325, Apr. 1989. 
 
[84] R. W. De Doncker and J. P. Lyons, “The auxiliary quasi-resonant DC link 
inverter,” in Proc. 22th Annu. IEEE Power Electron. Spec. Conf., Cambridge, 
U.K., 1991, pp. 248–253. 
 
[85] C.-M.Wang, C.-H. Su, M.-C. Jiang, and Y.-C. Lin, “A ZVS-PWM single phase 
inverter using a simple ZVS-PWM commutation cell,” IEEE Trans.  Ind. 
Electron., vol. 55, no. 2, pp. 758–766, Feb. 2008. 
 
[86] K. M. Smith and K. M. Smedley, “A comparison of voltage-mode soft switching 
methods for PWM converters,” IEEE Trans. Power Electron., vol. 12, no. 2, pp. 
376–386, Mar. 1997. 
 
[87] F. C. Lee, R. L. Lin, and Y. Zhao, “Improved soft-switching ZVT converters with 
active snubber,” in Proc. IEEE APEC’98, vol. 2, 1998, pp.  1063–1069. 
 
[88] Jih-Sheng Lai, “Fundamentals of A New Family of Auxiliary Resonant Snubber 
Inverters”, 23rd International Conference on Industrial Electronics, Control and 
Instrumentation, Page(s): 645 -650, V01.2, 1997. 
 
[89] M. L. Martins, J. L. Russi, and H. L. Hey, “Novel design methodology and 
comparative analysis for ZVT PWM converters with resonant auxiliary circuit,” 
IEEE Trans. Ind. Appl., vol. 42, no. 3, pp. 779–796, May/Jun. 2006. 
 
[90] C.-M. Wang, “Novel zero-voltage-transition PWM dc-dc converters,” IEEE Trans. 
Ind. Electron., vol. 53, no. 1, pp. 254–262, Feb. 2006. 
 
[91] X. Yuan and I. Barbi, “Analysis, designing, and experimentation of a transformer-
assisted PWM zero-voltage switching pole inverter,” IEEE Trans. Power Electron., 
vol. 15, no. 1, pp. 72–82, Jan. 2000. 
 
[92] Y. Xia and R. Ayyanar, "High performance ZVT with hybrid modulation 
technique for single phase full bridge inverters," 2016 IEEE Applied Power 
Electronics Conference and Exposition (APEC), Long Beach, CA, 2016, pp. 3364-
3369. 
  129 
 
[93] C. Y. Inaba, T. Yamazaki, M. Yoshida, E. Hiraki, Y. Konishi, and M. Nakaoka, 
“Three phase soft switching inverter with pulse current transformer-assisted 
resonant snubbers,” in Proc. IEEE Int. Conf. Ind. Electron., 2001, pp. 1106–1111. 
 
[94] R.S. Lai and K. D. T. Ngo, “A PWM method for reduction of switching loss in a 
Full-bridge inverter,” IEEE Trans. Power Electronics., vol. 10, pp. 326-332, May 
1995. 
 
[95] Panda, R.; Tripathi, R.K.; , “A symmetrical hybrid sine PWM switching  technique 
for full bridge inverters,”  Power Electronics, 2006. IICPE 2006. India 
International Conference on , vol., no., pp.345-348, 19-21 Dec. 2006. 
 
[96] Tsu-Hua Ai, Jiann-Fuh Chen, Tsorng-Juu Liang;“A Random Switching Method 
for HPWM Full-Bridge Inverter”; IEEE transactions on industrial electronics, vol. 
49, no. 3, june 2002; pp.595-597. 
 
[97] Y. Sozer and D. A. Torrey, “Modeling and control of utility interactive inverters,” 
IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2475–2483, Nov. 2009. 
 
[98] Q. Li and P.Wolfs, “ A review of the single phase photovoltaic module integrated 
converter topologies with three different DC link configurations,” IEEE Trans. 
Power Electron., vol. 23, no. 3, pp. 1320–1333, May 2008 . 
 
[99] Y. Chen, Y. Liu, S. Hung, and C. Cheng, “Multi-input inverter for grid-connected 
hybrid PV/wind power system,” IEEE Trans. Power Electron., vol. 22, no. 3, pp. 
1070–1077, May 2007. 
 
[100] J.-S. Lai, “Resonant snubber-based soft-switching inverters for electric propulsion 
drives,” IEEE Trans. Ind. Electron., vol. 44, no. 1 , pp. 71–80, Feb. 1997. 
 
[101] M. D. Bellar, T. S. Wu, A. Tchamdjou, J. Mahdavi, and M. Ehsani, “A review of 
soft-switched DC–AC converters,” IEEE Trans. Ind. Appl., vol. 34, no. 4, pp. 
847–860, Jul./Aug. 1998. 
 
[102] Huifeng Mao, Xu Yang, Zenglu Chen, Zhaoan Wang, “A Hysteresis Current 
Controller for Single-Phase Three-Level Voltage Source Inverters,” IEEE Trans. 
Power Electron., vol. 27, no. 7, pp. 3330-3339, July 2012. 
 
[103] R. Gupta, “Generalized frequency domain formulation of the switching frequency 
for hysteresis current controlled VSI used for load compensation,” IEEE Trans. 
Power Electron., vol. 27, no. 5, pp. 2526–2535, May 2012. 
 
  130 
[104] A. M. Trzynadlowski, R. L. Kirlin, and S. F. Legowski, “Space vector PWM 
technique with minimum switching losses and a variable pulse rate [for VSI],” 
IEEE Trans. Ind. Electron., vol. 44, no. 2, pp. 173–181, Apr. 1997. 
 
[105] A. M. Trzynadlowski, Z. Wang, J. M. Nagashima, C. Stancu, and M. H. 
Zelechowski, “Comparative investigation of PWM techniques for a new drive for 
electric vehicles,” IEEE Trans. Ind. Electron., vol. 39, no. 5, pp. 1396–1403, 
Sep./Oct. 2003. 
 
[106] A. M. Trzynadlowski, K. Borisov, Y. Li, and L. Qin, “A novel random PWM 
technique with low computational overhead and constant sampling frequency for 
high-volume, low-cost applications,” IEEE Trans. Power Electron., vol. 20, no. 1, 
pp. 116–122, Jan. 2005. 
 
[107] L.Wei and R. A. Lukaszewski, “Pulse width modulation (PWM) rectifier with 
variable switching frequency,” U.S. patent 7 190 143 132, Mar. 2007. 
 
[108] Dong Jiang, Fei (Fred) Wang, “Variable Switching Frequency PWM for Three-
Phase Converters Based on Current Ripple Prediction,” IEEE Trans. Power 
Electron., vol. 28, no. 11, pp. 4951–4961, Nov. 2013. 
 
[109] D. Jiang and F. Wang, “A general current ripple prediction method for the 
multiphase voltage source converter,” IEEE Trans. Power Electron., vol. 29, no. 6, 
pp. 2643–2648, Jun. 2014. 
 
[110] S. Kaboli, J. Mahdavi, and A. Agah, “Application of random PWM technique for 
reducing the conducted electromagnetic emissions in active filters,” IEEE Trans. 
Ind. Electron., vol. 54, no. 4, pp. 2333–2343 , Aug. 2007. 
 
[111] D. Zhao, V. Hari, G. Narayanan, and R. Ayyanar, “Space-vector-based hybrid 
pulsewidth modulation techniques for reduced harmonic distortion and switching 
loss,” IEEE Trans. Power Electron., vol. 25, no. 3, pp. 760–774, Mar. 2010. 
 
[112] E. R. C. da Silva, E. Cipriano dos Santos, and C. B. Jacobina, “Pulsewidth 
modulation strategies,” IEEE Ind. Electron. Mag., vol. 5, no. 2, pp. 37–45, Jun. 
2011. 
 
[113] D. Zhang, F.Wang, S. El-Barbari, J. Sabate, andD.Boroyevich, “Improved 
asymmetric space vector modulation for voltage source converters with low carrier 
ratio,” in Proc. IEEE 25th Annu. Appl. Power Electron. Conf. Expo., Feb. 21–25, 
2010, vol. 27, no. 3, pp. 1487–1493. 
 
[114] Bo Cao, “A Variable Switching Frequency Algorithm to Improve the Total 
Efficiency of Single-Phase Grid-Connected Inverters,” in Applied Power 
Electronics Conference and Exposition (APEC), 2013, pp.2310-2315. 
  131 
 
[115] X. Mao, R. Ayyanar, and H. K. Krishnamurthy, “Optimal variable switching 
frequency scheme for reducing switching loss in single-phase inverters based on 
time-domain ripple analysis,” IEEE Trans. Power Electron., vol. 24, no. 4, pp. 
991–1001, Apr. 2009 
 
[116] CREE, Datasheets of SiC Switch C2M0080120D [Online] 
http://www.cree.com/~/media/Files/Cree/Power/Data%20Sheets/C2M0080120D.p
df 
 
[117] C. McLyman, Transformer and Inductor Design Handbook, Third Edition, ser. 
Electrical and Computer Engineering Series. Taylor & Francis, 2004. 
 
[118] New England Wire Technologies, Datasheets of Litz Wre and Formed Cables 
[Online] https://www.newenglandwire.com/en/product-selection-guide/litz-wire-
and-formed-cables/litz-wire-theory 
 
[119] R. L. Kirlin, C. Lascu, and A. M. Trzynadlowski, “Shaping the noise spectrum in 
power electronic converters,” IEEE Trans. Ind. Electron., vol. 58, no. 7, pp. 2780–
2788, Jul. 2011. 
 
[120] Kuisma, M., “Variable frequency switching in power supply EMI-control: an 
overview,” IEEE Aerospace and Electronic Systems Magazine, vol. 18, no. 12, pp. 
18–12, Dec. 2003. 
 
[121]  “The California Energy Commission Weighted Efficiency,” 
http://www.energy.ca.gov/efficiency/, 2013, [Online]. 
 
